Demo Data from VLDB 2026 / reviewers in the wild / expert
Hassan A. Farhat
dblp:03/2879 · also Hassan Farhat
· DBLP profile ↗
10ranked-venue papers
7as first author
0since 2021 · last 2005
—ORCID · none
Domains — the database's venue-derived domains; a paper can count in several
Systems, architecture and hardware · 5 · 3 first-authorApplied, interdisciplinary, general and emerging computing · 4 · 4 first-authorHuman-computer interaction and ubiquitous computing · 1
Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.
| Computer architecture, parallel and distributed computing, and storage systems
2 papers |
Electronic design automation · 100% |
Topics — the 5 heaviest of 5, each with the papers that count most for it
| Topic | Weight | Papers | Last | Evidence papers |
|---|---|---|---|---|
Electronic design automation › hardware verification and test
fault coverage |
0.0 | 2 | 1993 | A beta model for estimating the testability and coverage distributions of a VLSI circuit · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993 A Statistical Theory of Digital Circuit Testability · IEEE Trans. Computers 1990 |
Electronic design automation › hardware verification and test
test generation |
0.0 | 2 | 1993 | A beta model for estimating the testability and coverage distributions of a VLSI circuit · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993 A Statistical Theory of Digital Circuit Testability · IEEE Trans. Computers 1990 |
Electronic design automation › hardware verification and test
hardware verification |
0.0 | 1 | 1993 | A beta model for estimating the testability and coverage distributions of a VLSI circuit · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993 |
Electronic design automation › hardware verification and test › testability analysis
testability measure |
0.0 | 1 | 1993 | A beta model for estimating the testability and coverage distributions of a VLSI circuit · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993 |
Electronic design automation
hardware verification and test |
0.0 | 1 | 1990 | A Statistical Theory of Digital Circuit Testability · IEEE Trans. Computers 1990 |
Methods — techniques the papers use, named apart from their topics
fault sampling · 0.0beta distribution modeling · 0.0statistical analysis · 0.0
| Year | Publication | Venue | Position |
|---|---|---|---|
| 2005 | Graph Partitioning for Circuit Testability
Hassan A. Farhat |
CAINE | 1 |
| 2005 | Integrating Hardware and Software in Early Research in Computer Science
Hassan A. Farhat |
CAINE | 1 |
| 2001 | Test Generation for VLSI Circuits from Testability Profile Distribution
Hassan A. Farhat |
CAINE | 1 |
| 2001 | A Polygon Scan Algorithm Independent of the Use of an Active Edge List
Hassan A. Farhat |
CAINE | 1 |
| 1993 | A beta model for estimating the testability and coverage distributions of a VLSI circuitabstractA relation between fault coverage and testability is employed to predict population coverage. The testability profile is modeled as a mixture of a discrete impulse function and a continuous beta distribution. The parameters of the modeled distribution are estimated from fault coverage data obtained on a sample of faults. The beta distribution is chosen due to its flexible nature. The computed values of the beta parameters are dependent on the distribution of input vectors. Experimental results on three of the large ISCAS-89 circuits reflect the accuracy of the estimated fault coverage. Applications of the presented work include test generation by fault sampling, testability estimation, and test length predictions.> Hassan A. Farhat, Steven G. From |
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. | 1 |
| 1992 | A quadratic programming approach to estimating the testability and coverage distributions of a VLSI circuit
Hassan A. Farhat, Steven G. From, Antonio Lioy |
Microprocess. Microprogramming | 1 |
| 1991 | Testability profile estimation of VLSI circuits from fault coverageabstractThe authors present a new method of estimating the testability profile of a circuit from its random fault coverage data. They have recently developed a relationship between fault coverage and testability profile. However, their testability profile estimates were based on unknown distribution of input vectors and used Bayes theorem with a priori uniform detection probability distribution. The testability profile is modeled as a series of impulse functions and the strength of each estimated from fault coverage data. Experimental results given on three of the large ISCAS benchmark circuits reflect the accuracy of these estimates. Applications include: coverage prediction from testability analysis, prediction of test length, and test generation by fault sampling.> Hassan A. Farhat, H. Saidian |
Great Lakes Symposium on VLSI | 1 |
| 1991 | A team-oriented, project-intensive database courseabstractThere are various approaches to teaching a database management systems (DBMS) course Machinery. Hossein Saiedian, Hassan A. Farhat |
SIGCSE | 2 |
| 1990 | A Statistical Theory of Digital Circuit TestabilityabstractA relation between the average fault coverage and circuit testability is developed. The statistical formulation allows computation of coverage for deterministic and random vectors. The following applications of this analysis are discussed: determination of circuit testability from fault simulation, coverage prediction from testability analysis, prediction of test length, and test generation by fault sampling.> Sharad C. Seth, Vishwani D. Agrawal, Hassan A. Farhat |
IEEE Trans. Computers | 3 |
| 1988 | Test generation by fault samplingabstractThe authors present a novel technique of generating tests from a random sample of faults. The entire fault population of the circuit is randomly divided into two groups. Only one group, usually the smaller one, is used for test generation by the test-generator and fault-simulator programs. This group is known as the sample and its coverage is deterministic. The coverage of faults in the remaining group is similar to that of random vectors and is estimated from the distribution of fault detection probabilities in the circuit. As the sample size increases, the fraction of unsampled faults reduces. At the same time, a larger sample yields more test vectors to increase the random coverage. For a circuit with high testability, a sample of just 5% faults, will provide tests for a 95% coverage. On the other hand, for a circuit with a relatively poor testability, one may have to sample 33% faults for the same coverage. For most practical cases, the sampling approach will mean significant saving in the computation and storage needs of fault simulation.> Vishwani D. Agrawal, Hassan A. Farhat, Sharad Seth |
ICCD | 2 |