Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from VLDB 2026 / reviewers in the wild / expert

S. K. Lau

dblp:03/3235 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1987
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 50% Electronic design automation · 50%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
circuit simulation		 0.011987
A Subthreshold Conduction Model for Circuit Simulation of Submicron MOSFET · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1987
Electronic design automation › circuit modeling
device model		 0.011987
A Subthreshold Conduction Model for Circuit Simulation of Submicron MOSFET · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1987
Integrated circuit design › analog and mixed-signal circuits
device modeling		 0.011987
A Subthreshold Conduction Model for Circuit Simulation of Submicron MOSFET · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1987
Integrated circuit design › analog and mixed-signal circuits › device modeling
MOSFET modeling		 0.011987
A Subthreshold Conduction Model for Circuit Simulation of Submicron MOSFET · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1987

Methods — techniques the papers use, named apart from their topics

interpolation scheme · 0.0
YearPublicationVenuePosition
1987 A Subthreshold Conduction Model for Circuit Simulation of Submicron MOSFET
abstract
A circuit simulation model for subthreshold conduction of MOSFET is developed. This model employs a novel interpolation scheme to provide smooth transition from the subthreshold region to the above-threshold region. This interpolation scheme ensures that both channel current and its derivatives (or conductances) are smooth. Since an interpolation scheme is used, a simple, independent, and physically based model can be used for the subthreshold and the above-threshold region. The model is applied to subthreshold conduction for submicron MOSFET. It is also successfully installed in a circuit simulation program.
Philip C. Chan, S. K. Lau, Mario Pinto-Guedes
 IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.3