Demo Data from VLDB 2026 / reviewers in the wild / expert
Michael Root
dblp:03/4053
· DBLP profile ↗
2ranked-venue papers
0as first author
0since 2021 · last 2010
—ORCID · none
Domains — the database's venue-derived domains; a paper can count in several
Systems, architecture and hardware · 1Applied, interdisciplinary, general and emerging computing · 1
Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.
| Computer architecture, parallel and distributed computing, and storage systems
1 paper |
Embedded and real-time systems · 50% Energy-efficient computing · 25% Electronic design automation · 25% |
Topics — the 4 heaviest of 4, each with the papers that count most for it
| Topic | Weight | Papers | Last | Evidence papers |
|---|---|---|---|---|
Energy-efficient computing › voltage scaling
dynamic voltage scaling |
0.1 | 1 | 2005 | ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling · RTSS 2005 |
Electronic design automation › timing analysis › variation-aware timing analysis
parametric timing analysis |
0.1 | 1 | 2005 | ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling · RTSS 2005 |
Embedded and real-time systems
real-time scheduling |
0.1 | 1 | 2005 | ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling · RTSS 2005 |
Embedded and real-time systems
worst-case execution time analysis |
0.1 | 1 | 2005 | ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling · RTSS 2005 |
Methods — techniques the papers use, named apart from their topics
parametric timing analysis · 0.1dynamic voltage scaling · 0.1
| Year | Publication | Venue | Position |
|---|---|---|---|
| 2010 | Parametric timing analysis and its application to dynamic voltage scalingabstractEmbedded systems with real-time constraints depend on a priori knowledge of worst-case execution times (WCETs) to determine if tasks meet deadlines. Static timing analysis derives bounds on WCETs but requires statically known loop bounds. This work removes the constraint on known loop bounds through parametric analysis expressing WCETs as functions. Tighter WCETs are dynamically discovered to exploit slack by dynamic voltage scaling (DVS) saving 60% to 82% energy over DVS-oblivious techniques and showing savings close to more costly dynamic-priority DVS algorithms. Overall, parametric analysis expands the class of real-time applications to programs with loop-invariant dynamic loop bounds while retaining tight WCET bounds. Sibin Mohan, Frank Mueller 0001, Michael Root, William Hawkins 0001, Christopher A. Healy, David B. Whalley, Emilio Vivancos |
ACM Trans. Embed. Comput. Syst. | 3 |
| 2005 | ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage ScalingabstractStatic timing analysis safely bounds worst-case execution times to determine if tasks can meet their deadlines in hard real-time systems. However, conventional timing analysis requires that the upper bound of loops be known statically, which limits its applicability. Parametric timing analysis methods remove this constraint by providing the WCET as a formula parameterized on loop bounds. This paper contributes a novel technique to allow parametric timing analysis to interact with dynamic real-time schedulers. By dynamically detecting actual loop bounds, a lower WCET bound can be calculated, on-the-fly, for the remaining execution of a task. We analyze the benefits from parametric analysis in terms of dynamically discovered slack in a schedule. We then assess the potential for dynamic power conservation by exploiting parametric loop bounds for ParaScale, our intra-task dynamic voltage scaling (DVS) approach. Our results demonstrate that the parametric approach to timing analysis provides 66%-80% additional savings in power consumption. We further show that using this approach combined with online intra-task DVS to exploit parametric execution times results in much lower power consumption. Hence, even in the absence of dynamic scheduling, significant savings in power can be obtained, e.g., in the case of cyclic executives. Sibin Mohan, Frank Mueller 0001, William Hawkins 0001, Michael Root, Christopher A. Healy, David B. Whalley |
RTSS | 4 |