Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Shiafun Liu

dblp:04/3850 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1996
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 68% Performance modeling and evaluation · 32%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
multithreading
0.011996
Evaluation of Multithreaded Uniprocessors for Commercial Application Environments · ISCA 1996
Performance modeling and evaluation › workload characterization
commercial workloads
0.011996
Evaluation of Multithreaded Uniprocessors for Commercial Application Environments · ISCA 1996
Processor architecture and microarchitecture
memory latency tolerance
0.011996
Evaluation of Multithreaded Uniprocessors for Commercial Application Environments · ISCA 1996
Performance modeling and evaluation
workload characterization
0.011996
Evaluation of Multithreaded Uniprocessors for Commercial Application Environments · ISCA 1996

Methods — techniques the papers use, named apart from their topics

trace-driven simulation · 0.0
YearPublicationVenuePosition
1996 Evaluation of Multithreaded Uniprocessors for Commercial Application Environments
abstract
As memory speeds grow at a considerably slower rate than processor speeds, memory accesses are starting to dominate the execution time of processors, and this will likely continue into the future. This trend will be exacerbated by growing miss rates due to commercial applications, object-oriented programming and micro-kernel based operating systems. We examine the use of coarse-grained multithreading to address this important problem in uniprocessor on-line transaction processing environments where there is a natural, coarse-grained parallelism between the tasks resulting from transactions being executed concurrently, with no application software modifications required. Our results suggest that multithreading can provide significant performance improvements for uniprocessor commercial computing environments.
Richard J. Eickemeyer, Ross E. Johnson, Steven R. Kunkel, Mark S. Squillante, Shiafun Liu
ISCA5