Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hisham Z. Massoud

dblp:08/3276 · DBLP profile ↗
← Back
4ranked-venue papers
0as first author
0since 2021 · last 2009
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Interdisciplinary, comprehensive, and emerging computing
1 paper
Computational science and engineering · 100%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 79% Electronic design automation · 21%

Topics — the 4 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Computational science and engineering
numerical analysis
0.012004
The spectral grid method: a novel fast Schrodinger-equation solver for semiconductor nanodevice simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004
Computational science and engineering › numerical analysis
spectral methods
0.012004
The spectral grid method: a novel fast Schrodinger-equation solver for semiconductor nanodevice simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004
Integrated circuit design › analog and mixed-signal circuits
device modeling
0.012004
The spectral grid method: a novel fast Schrodinger-equation solver for semiconductor nanodevice simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004
Image and video processing › image reconstruction
tomographic reconstruction
0.011989
Two-dimensional impurity profiling with emission computed tomography techniques · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1989

Methods — techniques the papers use, named apart from their topics

multidomain pseudospectral method · 0.1chebyshev polynomials · 0.1boundary patching · 0.1reconstruction algorithms · 0.0emission computed tomography · 0.0
YearPublicationVenuePosition
2009 Dual-threshold pass-transistor logic design
abstract
This paper introduces pass-transistor logic design with dual-threshold voltages. A set of single-rail, fully restored, pass-transistor gates are presented. Logic transistors are implemented with low threshold voltages and signal restoration transistors with high threshold voltages. Simulation is used to characterize the leakage power consumption, switching energy, and propagation delay of the proposed gates. A method to reduce circuit power by selectively replacing CMOS gates with the proposed gates is discussed and applied to the ISCAS'85 benchmark circuits. Relative to circuits composed entirely of conventional CMOS gates, use of the proposed SDPL gates achieves up to 49% reduction in leakage power and up to 63% reduction in total power consumption.
Lara D. Oliver, Krishnendu Chakrabarty, Hisham Z. Massoud
ACM Great Lakes Symposium on VLSI3
2006 An evaluation of the impact of gate oxide tunneling on dual-Vt-based leakage reduction techniques
abstract
We evaluate the effectiveness of dual-Vt design in the presence of both subthreshold leakage and leakage due to gate oxide tunneling. At the device level, we use detailed HSPICE simulation to investigate the total leakage impact of three methods of dual-Vt implementation: multiple channel doping, channel length, and oxide thickness. At the system level, we generate and characterize a standard cell library and apply three representative delay-constrained leakage minimization dual-Vt assignment algorithms to the ISCAS'85 combinational benchmark circuits. Results show that oxide thickness modulation effectively reduces total leakage power consumption, but channel doping and channel length modulation are less effective.
Lara D. Oliver, Krishnendu Chakrabarty, Hisham Z. Massoud
ACM Great Lakes Symposium on VLSI3
2004 The spectral grid method: a novel fast Schrodinger-equation solver for semiconductor nanodevice simulation
abstract
A spectral-domain method is described for solving Schrodinger's equation based on the multidomain pseudospectral method and boundary patching. The computational domain is first divided into nonoverlapping subdomains. Using the Chebyshev polynomials to represent the unknown wave function in each subdomain, the spatial derivatives are calculated with a spectral accuracy at the Chebyshev collocation points. Boundary conditions at the subdomain interfaces are then enforced to ensure the global accuracy. Numerical results demonstrate that this spectral-domain method has an exponential accuracy and is flexible, and thus is an attractive method for large-scale problems. With only about four cells per wavelength, the results have an error less than 1% in our typical examples. For a typical quantum well, the method is about 51 and 295 times faster than the second-order finite-difference method for 1% and 0.1% accuracy, respectively. The spectral grid method has also been validated by results obtained by the finite-element method, semianalytical (Airy function) method, and the Numerov's method.
Qing Huo Liu, Candong Cheng, Hisham Z. Massoud
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.3
1989 Two-dimensional impurity profiling with emission computed tomography techniques
abstract
A technique for the determination of two-dimensional impurity profiles in silicon using methods for emission computed tomography is presented. Several one-dimensional impurity profiles obtained for different directions through the sample are used to reconstruct the two-dimensional profile. A simulation study of the experiment is described, and effects of various experimental and reconstruction parameters are discussed. Reconstructions of an area of 4 mu m*4 mu m from thirteen one-dimensional measurements, with a resolution of 1000 AA, are numerically possible.>
Scott H. Goodwin-Johansson, Ravi Subrahmanyan, Carey E. Floyd Jr., Hisham Z. Massoud
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.4