Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from VLDB 2026 / reviewers in the wild / expert

George Sery

dblp:12/1091 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2002
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Energy-efficient computing · 61% Integrated circuit design · 39%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › technology scaling
CMOS scaling		 0.012002
Life is CMOS: why chase the life after? · DAC 2002
Energy-efficient computing › energy-efficient architecture
energy-efficient microarchitecture		 0.012002
Life is CMOS: why chase the life after? · DAC 2002
Energy-efficient computing
leakage power reduction		 0.012002
Life is CMOS: why chase the life after? · DAC 2002
Integrated circuit design
low-power circuit design		 0.012002
Life is CMOS: why chase the life after? · DAC 2002
YearPublicationVenuePosition
2002 Life is CMOS: why chase the life after?
abstract
This paper discusses potential solutions to the CMOS device technology scaling at gate lengths approaching 10 nm. Promising circuit and design techniques to control leakage power are described. Energy-efficient microarchitecture trends for general-purpose microprocessors are elucidated.
George Sery, Shekhar Borkar, Vivek De
 DAC1