Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Eric E. Bittmann

dblp:124/5921 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1959
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 67% Integrated circuit design · 33%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › magnetic memory
magnetic film memory
0.011959
Thin-Film Memories · IRE Trans. Electron. Comput. 1959
Integrated circuit design
memory circuit design
0.011959
Thin-Film Memories · IRE Trans. Electron. Comput. 1959
Memory systems
random-access memory
0.011959
Thin-Film Memories · IRE Trans. Electron. Comput. 1959

Methods — techniques the papers use, named apart from their topics

word selection · 0.0sense amplification · 0.0
YearPublicationVenuePosition
1959 Thin-Film Memories
abstract
A small random-access memory using deposited magnetic thin films as storage elements, and with a cycle time of one microsecond, is described. Information is read from or written into the memory by linear or word selection techniques. The addressing, driving and sensing circuits are transistorized. The deposited thin films are 2000 Å thick, switch in 0.1 μsec and generate a 5-mv output signal in the sense winding. A sense signal is obtained of opposite polarity from a selected element when a ``1'' or a ``0'' is read out. A memory-plane wiring configuration has been selected which is least susceptible to noise.
Eric E. Bittmann
IRE Trans. Electron. Comput.1