Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from VLDB 2026 / reviewers in the wild / expert

Zhaoyang Zhang 0008

dblp:129/8195-8 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
2since 2021 · last 2025
0000-0003-2346-6228ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 2 · 1 first-author · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Memory systems · 90% Hardware accelerators and domain-specific architectures · 10%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › processing-in-memory
computing-in-memory		 1.522025
Expansion of the memory pyramid in the era of large models: compute-intensive compute-in-memory and memory-intensive compute-in-memory · Sci. China Inf. Sci. 2025
From macro to microarchitecture: reviews and trends of SRAM-based compute-in-memory circuits · Sci. China Inf. Sci. 2023
Memory systems
processing-in-memory		 0.912025
Expansion of the memory pyramid in the era of large models: compute-intensive compute-in-memory and memory-intensive compute-in-memory · Sci. China Inf. Sci. 2025
Hardware accelerators and domain-specific architectures
machine learning accelerator		 0.312025
Expansion of the memory pyramid in the era of large models: compute-intensive compute-in-memory and memory-intensive compute-in-memory · Sci. China Inf. Sci. 2025
YearPublicationVenuePosition
2025 Expansion of the memory pyramid in the era of large models: compute-intensive compute-in-memory and memory-intensive compute-in-memory
Zhican Zhang, Yi Yang 0001, Zhaoyang Zhang 0008, Jinwu Chen, Xin Si, Jun Yang 0006
 Sci. China Inf. Sci.5
2023 From macro to microarchitecture: reviews and trends of SRAM-based compute-in-memory circuits
Zhaoyang Zhang 0008, Jinwu Chen, Xi Chen 0107, An Guo 0001, Bo Wang 0023, Tianzhu Xiong, Yuyao Kong, Xingyu Pu, Shengnan He, Xin Si, Jun Yang 0006
 Sci. China Inf. Sci.1