Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Polina Akselrod

dblp:13/9430 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 2012
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 1Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Artificial intelligence
1 paper
Image recognition and object detection · 33% 3D vision · 33% Video understanding and tracking · 33%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware accelerators and domain-specific architectures · 100%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Computer vision › 3D vision
event-based vision
0.112012
Efficient Feedforward Categorization of Objects and Human Postures with Address-Event Image Sensors · IEEE Trans. Pattern Anal. Mach. Intell. 2012
Computer vision › Image recognition and object detection › image classification
object classification
0.112012
Efficient Feedforward Categorization of Objects and Human Postures with Address-Event Image Sensors · IEEE Trans. Pattern Anal. Mach. Intell. 2012
Computer vision › Video understanding and tracking › video analytics › behavior analysis › human behavior analysis
posture classification
0.112012
Efficient Feedforward Categorization of Objects and Human Postures with Address-Event Image Sensors · IEEE Trans. Pattern Anal. Mach. Intell. 2012

Methods — techniques the papers use, named apart from their topics

line segment hausdorff distance · 0.3cluster-based categorization · 0.3bio-inspired line feature extraction · 0.3
YearPublicationVenuePosition
2012 Efficient Feedforward Categorization of Objects and Human Postures with Address-Event Image Sensors
abstract
This paper proposes an algorithm for feedforward categorization of objects and, in particular, human postures in real-time video sequences from address-event temporal-difference image sensors. The system employs an innovative combination of event based hardware and bio-inspired software architecture. An event-based temporal difference image sensor is used to provide input video sequences, while a software module extracts size and position invariant line features inspired by models of the primate visual cortex. The detected line features are organized into vectorial segments. After feature extraction, a modified line segment Hausdorff distance classifier combined with on-the-fly cluster-based size and position invariant categorization. The system can achieve about 90 percent average success rate in the categorization of human postures, while using only a small number of training samples. Compared to state-of-the-art bio-inspired categorization methods, the proposed algorithm requires less hardware resource, reduces the computation complexity by at least five times, and is an ideal candidate for hardware implementation with event-based circuits.
Shoushun Chen, Polina Akselrod, Bo Zhao 0018, José Antonio Pérez-Carrasco, Bernabé Linares-Barranco, Eugenio Culurciello
IEEE Trans. Pattern Anal. Mach. Intell.2
2010 Hardware accelerated convolutional neural networks for synthetic vision systems
abstract
In this paper we present a scalable hardware architecture to implement large-scale convolutional neural networks and state-of-the-art multi-layered artificial vision systems. This system is fully digital and is a modular vision engine with the goal of performing real-time detection, recognition and segmentation of mega-pixel images. We present a performance comparison between a software, FPGA and ASIC implementation that shows a speed up in custom hardware implementations.
Clément Farabet, Berin Martini, Polina Akselrod, Selçuk Talay, Yann LeCun, Eugenio Culurciello
ISCAS3