Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jeremiah J. Wilke

dblp:132/6942 · DBLP profile ↗
← Back
6ranked-venue papers
3as first author
1since 2021 · last 2022
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 6 · 3 first-author · 1 since 2021Security and privacy · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Parallel and multicore computing · 51% High-performance computing · 24% Interconnection networks and networks-on-chip · 22%

Topics — the 8 heaviest of 9, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Parallel and multicore computing › parallel programming models › structured parallelism
hierarchical parallelism
0.612022
Kokkos 3: Programming Model Extensions for the Exascale Era · IEEE Trans. Parallel Distributed Syst. 2022
Parallel and multicore computing
parallel programming models
0.612022
Kokkos 3: Programming Model Extensions for the Exascale Era · IEEE Trans. Parallel Distributed Syst. 2022
High-performance computing › performance engineering
performance portability
0.612022
Kokkos 3: Programming Model Extensions for the Exascale Era · IEEE Trans. Parallel Distributed Syst. 2022
Parallel and multicore computing › parallel programming models
portable programming models
0.612022
Kokkos 3: Programming Model Extensions for the Exascale Era · IEEE Trans. Parallel Distributed Syst. 2022
Interconnection networks and networks-on-chip › network topology › low-diameter topology
dragonfly network
0.212016
Flexfly: enabling a reconfigurable dragonfly through silicon photonics · SC 2016
Interconnection networks and networks-on-chip
optical interconnection networks
0.212016
Flexfly: enabling a reconfigurable dragonfly through silicon photonics · SC 2016
Interconnection networks and networks-on-chip › network topology
reconfigurable topology
0.212016
Flexfly: enabling a reconfigurable dragonfly through silicon photonics · SC 2016
Performance modeling and evaluation
workload characterization
0.112016
Flexfly: enabling a reconfigurable dragonfly through silicon photonics · SC 2016

Methods — techniques the papers use, named apart from their topics

benchmarking · 0.6simulation · 0.2adaptive routing · 0.2
YearPublicationVenuePosition
2022 Kokkos 3: Programming Model Extensions for the Exascale Era
abstract
As the push towards exascale hardware has increased the diversity of system architectures, performance portability has become a critical aspect for scientific software. We describe the Kokkos Performance Portable Programming Model that allows developers to write single source applications for diverse high-performance computing architectures. Kokkos provides key abstractions for both the compute and memory hierarchy of modern hardware. We describe the novel abstractions that have been added to Kokkos version 3 such as hierarchical parallelism, containers, task graphs, and arbitrary-sized atomic operations to prepare for exascale era architectures. We demonstrate the performance of these new features with reproducible benchmarks on CPUs and GPUs.
Christian Trott, Damien Lebrun-Grandié, Daniel Arndt 0003, Jan Ciesko, Vinh Q. Dang, Nathan D. Ellingwood, Rahulkumar Gayatri, Evan Harvey, Daisy S. Hollman, Daniel Ibanez, Nevin Liber, Jonathan R. Madsen, Jeff Miles, David Poliakoff, Amy Powell, Sivasankaran Rajamanickam, Mikael Simberg, Daniel Sunderland, Bruno Turcksin, Jeremiah J. Wilke
IEEE Trans. Parallel Distributed Syst.20
2020 Opportunities and limitations of Quality-of-Service in Message Passing applications on adaptively routed Dragonfly and Fat Tree networks
abstract
Avoiding communication bottlenecks remains a critical challenge in high-performance computing (HPC) as systems grow to exascale. Numerous design possibilities exist for avoiding network congestion including topology, adaptive routing, congestion control, and quality-of-service (QoS). While network design often focuses on topological features like diameter, bisection bandwidth, and routing, efficient QoS implementations will be critical for next-generation interconnects. HPC workloads are dominated by tightly-coupled mathematics, making delays in a single message manifest as delays across an entire parallel job. QoS can spread traffic onto different virtual lanes (VLs), lowering the impact of network hotspots by providing priorities or bandwidth guarantees that prevent starvation of critical traffic. Two leading topology candidates, Dragonfly and Fat Tree, are often discussed in terms of routing properties and cost, but the topology can have a major impact on QoS. While Dragonfly has attractive routing flexibility and cost relative to Fat Tree, the extra routing complexity requires several VLs to avoid deadlock. Here we discuss the special challenges of Dragonfly, proposing configurations that use different routing algorithms for different service levels (SLs) to limit VL requirements. We provide simulated results showing how each QoS strategy performs on different classes of application and different workload mixes. Despite Dragonfly's desirable characteristics for adaptive routing, Fat Tree is shown to be an attractive option when QoS is considered.
Jeremiah J. Wilke, Joseph P. Kenny
CLUSTER1
2017 APHiD: Hierarchical Task Placement to Enable a Tapered Fat Tree Topology for Lower Power and Cost in HPC Networks
abstract
The power and procurement cost of bandwidth in system-wide networks has forced a steady drop in the byte/flop ratio. This trend of computation becoming faster relative to the network is expected to hold. In this paper, we explore how cost-oriented task placement enables reducing the cost of system-wide networks by enabling high performance even on tapered topologies where more bandwidth is provisioned at lower levels. We describe APHiD, an efficient hierarchical placement algorithm that uses new techniques to improve the quality of heuristic solutions and reduces the demand on high-level, expensive bandwidth in hierarchical topologies. We apply APHiD to a tapered fat-tree, demonstrating that APHiD maintains application scalability even for severely tapered network configurations. Using simulation, we show that for tapered networks APHiD improves performance by more than 50% over random placement and even 15% in some cases over costlier, state-of-the-art placement algorithms.
George Michelogiannakis, Khaled Z. Ibrahim, John Shalf, Jeremiah J. Wilke, Samuel Knight, Joseph P. Kenny
CCGrid4
2016 Flexfly: enabling a reconfigurable dragonfly through silicon photonics
abstract
The Dragonfly topology provides low-diameter connectivity for high-performance computing with all-to-all global links at the inter-group level. Our traffic matrix characterization of various scientific applications shows consistent mismatch between the imbalanced group-to-group traffic and the uniform global bandwidth allocation of Dragonfly. Though adaptive routing has been proposed to utilize bandwidth of non-minimal paths, increased hops and cross-group interference lower efficiency. This work presents a photonic architecture, Flexfly, which “trades” global links among groups using low-radix Silicon photonic switches. With transparent optical switching, Flexfly reconfigures the inter-group topology based on traffic pattern, stealing additional direct bandwidth for communication-intensive group pairs. Simulations with applications such as GTC, Nekbone and LULESH show up to 1.8x speedup over Dragonfly paired with UGAL routing, along with halved hop count and latency for cross-group messages. We built a 32-node Flexfly prototype using a Silicon photonic switch connecting four groups and demonstrated 820 ns interconnect reconfiguration time.
Payman Samadi, Sébastien Rumley, Christine P. Chen, Yiwen Shen 0002, Meisam Bahadori, Keren Bergman, Jeremiah J. Wilke
SC8
2014 Extreme-Scale Viability of Collective Communication for Resilient Task Scheduling and Work Stealing
abstract
Extreme-scale computing will bring significant changes to high performance computing system architectures. In particular, the increased number of system components is creating a need for software to demonstrate "pervasive parallelism" and resiliency. Asynchronous, many-task programming models show promise in addressing both the scalability and resiliency challenges, however, they introduce an enormously challenging distributed, resilient consistency problem. In this work, we explore the viability of resilient collective communication in task scheduling and work stealing and, through simulation with SST/macro, the performance of these collectives on speculative extreme-scale architectures.
Jeremiah J. Wilke, Janine Bennett, Hemanth Kolla, Keita Teranishi, Nicole Slattengren, John Floren
DSN1
2013 Validation and Uncertainty Assessment of Extreme-Scale HPC Simulation through Bayesian Inference
Jeremiah J. Wilke, Khachik Sargsyan, Joseph P. Kenny, Bert J. Debusschere, Habib N. Najm, Gilbert Hendry
Euro-Par1