Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Bagher Salami

dblp:142/0134 · DBLP profile ↗
← Back
5ranked-venue papers
5as first author
2since 2021 · last 2022
0000-0002-4678-6198ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 5 · 5 first-author · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 30% Embedded and real-time systems · 30% Energy-efficient computing · 30%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Embedded and real-time systems › real-time scheduling › multicore scheduling
heterogeneous multicore scheduling
0.512021
Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors · IEEE Trans. Computers 2021
Energy-efficient computing
power management
0.512021
Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors · IEEE Trans. Computers 2021
Electronic design automation › high-level synthesis
scheduling
0.512021
Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors · IEEE Trans. Computers 2021
Cloud and datacenter computing › cluster resource management and scheduling
fairness-aware scheduling
0.112021
Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors · IEEE Trans. Computers 2021

Methods — techniques the papers use, named apart from their topics

measurement on real hardware · 0.5DVFS · 0.5
YearPublicationVenuePosition
2022 Online energy-efficient fair scheduling for heterogeneous multi-cores considering shared resource contention
Bagher Salami, Hamid Noori, Mahmoud Naghibzadeh
J. Supercomput.1
2021 Fairness-Aware Energy Efficient Scheduling on Heterogeneous Multi-Core Processors
abstract
Heterogeneous multi-core processors (HMP) with the same instruction set architecture (ISA) integrate complex high performance big cores with power efficient small cores on the same chip. In comparison with homogeneous architectures, HMPs have been shown to significantly increase energy efficiency. However, current techniques to exploit the energy efficiency of HMPs do not consider fair usage of resources that leads to reduced performance predictability, a longer makespan, starvation, and QoS degradation. The effect of different cluster voltage and frequency levels on fairness is another issue neglected by previous task scheduling algorithms. The present study investigates both the fairness problem and energy efficiency in HMPs. This article proposes a heterogeneous fairness-aware energy efficient framework (HFEE) that employs DVFS to meet fairness constraints and provide energy efficient scheduling. The proposed framework is implemented and evaluated on a real heterogeneous multi-core processor. The experimental results indicate that the introduced technique can significantly improve energy efficiency and fairness when compared to Linux standard scheduler and two energy efficient and fairness-aware schedulers.
Bagher Salami, Hamid Noori, Mahmoud Naghibzadeh
IEEE Trans. Computers1
2016 Physical-aware predictive dynamic thermal management of multi-core processors
Bagher Salami, Hamid Noori, Farhad Mehdipour, Mohammadreza Baharani
J. Parallel Distributed Comput.1
2014 Physical-aware task migration algorithm for dynamic thermal management of SMT multi-core processors
abstract
This paper presents a task migration algorithm for dynamic thermal management of Simultaneous Multi-Threading (SMT) multi-core processors. The unique features of this algorithm include: 1) considering SMT capability of processors for dynamic thermal management via task scheduling, 2) using adaptive task migration threshold, and 3) considering cores physical features. This algorithm is evaluated on a commercial SMT quad-core processor. The experimental results indicate that our technique can significantly decrease the average and peak temperature compared to Linux standard scheduler, and two well-known thermal management techniques.
Bagher Salami, Mohammadreza Baharani, Hamid Noori, Farhad Mehdipour
ASP-DAC1
2014 Proactive task migration with a self-adjusting migration threshold for dynamic thermal management of multi-core processors
Bagher Salami, Mohammadreza Baharani, Hamid Noori
J. Supercomput.1