Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Amin Vali

dblp:168/9418 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 2018
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 67% Hardware reliability and fault tolerance · 33%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware reliability and fault tolerance › error detection
bit flip detection
0.312018
Bit-Flip Detection-Driven Selection of Trace Signals · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2018
Electronic design automation › hardware verification and test › design validation
post-silicon validation
0.312018
Bit-Flip Detection-Driven Selection of Trace Signals · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2018
Electronic design automation › hardware verification and test › post-silicon debug
trace signal selection
0.312018
Bit-Flip Detection-Driven Selection of Trace Signals · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2018

Methods — techniques the papers use, named apart from their topics

trace signal selection algorithm · 0.3
YearPublicationVenuePosition
2018 Bit-Flip Detection-Driven Selection of Trace Signals
abstract
Since integrating memory blocks on-chip became affordable, embedded logic analysis has been used extensively for post-silicon validation and debugging. Deciding at design time which signals to be traceable at the post-silicon phase, has been posed as an algorithmic problem a decade ago. The primary focus of the subsequent approaches on this topic was to restore as much data as possible within a software simulator in order to facilitate the analysis of functional bugs, assuming there are no electrically induced design errors, e.g., bit-flips. In this paper, we show that analyzing post-silicon traces can also aid with the identification bit-flips. We present a new trace signals selection algorithm that is driven by the detection of bit-flips.
Amin Vali, Nicola Nicolici
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
2016 Bit-flip detection-driven selection of trace signals
abstract
Analyzing the traces that are collected on-chip is an effective method employed during post-silicon validation. Deciding at design time which signals to trace at the post-silicon phase, has been posed as an algorithmic problem several years ago. The primary focus of the subsequent approaches on this topic was to restore data in order to facilitate functional debugging. In this paper we show that analyzing post-silicon traces can also aid with the identification of electrically-induced design errors, e.g., bit-flips. We present a new trace signals selection algorithm that is driven by the detection of bit-flips.
Amin Vali, Nicola Nicolici
ETS1