Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from VLDB 2026 / reviewers in the wild / expert

Junko Nakajima

dblp:17/1290 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2007
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Security and privacy · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
2 papers
Cryptographic primitives and cryptanalysis · 100%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Processor architecture and microarchitecture · 55% Parallel and multicore computing · 46%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Cryptographic primitives and cryptanalysis › cryptographic implementation
bitslice implementation		 0.112007
On the Power of Bitslice Implementation on Intel Core2 Processor · CHES 2007
Cryptographic primitives and cryptanalysis › cryptographic implementation
block cipher implementation		 0.112007
On the Power of Bitslice Implementation on Intel Core2 Processor · CHES 2007
Cryptographic primitives and cryptanalysis
hash functions		 0.012002
Performance Analysis and Parallel Implementation of Dedicated Hash Functions · EUROCRYPT 2002
Parallel and multicore computing › parallel computing
parallel implementation		 0.012002
Performance Analysis and Parallel Implementation of Dedicated Hash Functions · EUROCRYPT 2002
Processor architecture and microarchitecture
instruction set architecture		 0.012007
On the Power of Bitslice Implementation on Intel Core2 Processor · CHES 2007
Processor architecture and microarchitecture
SIMD		 0.012007
On the Power of Bitslice Implementation on Intel Core2 Processor · CHES 2007

Methods — techniques the papers use, named apart from their topics

bitslice implementation · 0.1performance analysis · 0.1parallel implementation · 0.1
YearPublicationVenuePosition
2007 On the Power of Bitslice Implementation on Intel Core2 Processor
Mitsuru Matsui, Junko Nakajima
 CHES2
2002 Performance Analysis and Parallel Implementation of Dedicated Hash Functions
Junko Nakajima, Mitsuru Matsui
 EUROCRYPT1