Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

William R. Bandy

dblp:17/1636 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 1998
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 84% Electronic design automation · 16%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
analog and mixed-signal circuits
0.021998
A simple, continuous, analytical charge/capacitance model for the short-channel MOSFET · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1998
A new approach for modeling the MOSFET using a simple, continuous analytical expression for drain conductance which includes velocity-saturation in a fundamental way · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1996
Integrated circuit design › analog and mixed-signal circuits
device modeling
0.021998
A simple, continuous, analytical charge/capacitance model for the short-channel MOSFET · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1998
A new approach for modeling the MOSFET using a simple, continuous analytical expression for drain conductance which includes velocity-saturation in a fundamental way · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1996
Integrated circuit design › analog and mixed-signal circuits › device modeling
MOSFET modeling
0.021998
A simple, continuous, analytical charge/capacitance model for the short-channel MOSFET · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1998
A new approach for modeling the MOSFET using a simple, continuous analytical expression for drain conductance which includes velocity-saturation in a fundamental way · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1996
Electronic design automation › circuit modeling
charge/capacitance model
0.011998
A simple, continuous, analytical charge/capacitance model for the short-channel MOSFET · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1998

Methods — techniques the papers use, named apart from their topics

velocity saturation modeling · 0.0conductance analysis · 0.0velocity saturation analysis · 0.0hyperbolic model · 0.0
YearPublicationVenuePosition
1998 A simple, continuous, analytical charge/capacitance model for the short-channel MOSFET
abstract
A charge/capacitance model of a simple form that is continuous across the linear and saturation regimes is developed. The model is based on a conductance analysis of the MOSFET which incorporates velocity saturation at a first-principles level. By relating charge layers within the device to characteristics of the conductance, the charge model not only is able to characterize C-V behavior but to also incorporate velocity saturation. Since the basic conductance form is a hyperbola, the model is mathematically simple and robust and yields MOSFET capacitances and charges which are continuous and of infinite differentiability over the linear and saturation regimes of device operation.
Raymond S. Winton, William R. Bandy
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
1996 A new approach for modeling the MOSFET using a simple, continuous analytical expression for drain conductance which includes velocity-saturation in a fundamental way
abstract
A simple, analytical conduction model is presented which is continuous over both the linear and saturation regimes of device operation. It is based on an analysis of the drain conductance in which g/sub DS/ is modeled as a simple hyperbolic form from which drain characteristics are derived. The model is assessed by a chi-square curvefit analysis to show that it is extremely accurate for both long- and short-channel devices. The approach is supported by an analysis which includes the physics of velocity saturation at the fundamental level. Other short-channel effects associated with MOSFET operation may be developed with longitudinal mobility variation as the model foundation. The equation for the hyperbolic asymptotes will reduce to the traditional parabolic model of the MOSFET when classical assumptions are made for the saturation point. This feature of the model demonstrates the fundamental basis of the approach.
William R. Bandy, Raymond S. Winton
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1