Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Ottis W. Rechard

dblp:178/7401 · DBLP profile ↗
← Back
3ranked-venue papers
1as first author
0since 2021 · last 1979
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 2 · 1 first-authorSystems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 77% Distributed systems · 23%

Topics — the 1 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture › microprogramming
microprogrammable processor
0.011969
A Programmable Data Concentrator for a Large Computing System · IEEE Trans. Computers 1969

Methods — techniques the papers use, named apart from their topics

microprogramming · 0.0
YearPublicationVenuePosition
1979 Allocation Algorithms for Dynamically Microprogrammable Multiprocessor Systems
abstract
Due to advances in integrated circuit technology, multiprocessor systems with more than two Central Processing Units are becoming economically feasible. For this reason, the study of such systems with the aim of developing more efficient hardware and software structures is gaining interest. One type of multiprocessor structure which has recently received some attention is the dynamically microprogrammable multiprocessor system. This paper investigates the problems of efficiently allocating the processors of such a system among the system's workload. A collection of algorithms and scheduling procedures is developed which may be used for processor allocation in dynamically microprogrammable multiprocessor systems with an arbitrary number of processors. Proofs that these algorithms produce configurations which optimise certain measures are given. The algorithms are practical in the sense that the computation required increases linearly with respect to the number of processors to be allocated. Finally, a simulation study has shown that in many circumstances the use of these algorithms can be expected to yield a significant improvement in system performance over an allocation scheme previously proposed.
Dan M. Nessett, Ottis W. Rechard
Comput. J.2
1969 Equivalence of Two Algorithms for Cooper's Generalised Factorial Function
abstract
Two distinct algorithms for computing the generalised factorial function defined by Cooper (1966) are written in a FORTRAN-like language and then, without use of the principle of recursion induction (McCarthy, 1962) are proved equivalent.
Ottis W. Rechard, Richard H. Stark
Comput. J.1
1969 A Programmable Data Concentrator for a Large Computing System
abstract
Most large time-sharing computers require some sort of a data concentrator or multiplexor to accept inputs from a large number of low-speed remote terminals. Two major disadvantages of most of these concentrators are that they are nonprogrammable and relatively expensive. This paper describes the use of a small microprogrammed computer with a special instruction wired into the READ-ONLY memory to perform the multiplexing action. This approach has resulted in a programmable terminal controller which will handle up to 32 remotes, and provides enough processing capability to do code conversion and editing. This not only relieves the main computer of these routine tasks, but also reduces the amount and complexity of system modification within the main computer.
H. Blair Burner, Richard P. Million, Ottis W. Rechard, John S. Sobolewski
IEEE Trans. Computers3