Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from VLDB 2026 / reviewers in the wild / expert

Helmut K. V. Lotsch

dblp:178/7404 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1969
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
magnetic memory		 0.011969
Magnetic-Field Design Considerations for a Plated-Wire Memory · IEEE Trans. Computers 1969
Memory systems › magnetic memory
plated-wire memory		 0.011969
Magnetic-Field Design Considerations for a Plated-Wire Memory · IEEE Trans. Computers 1969

Methods — techniques the papers use, named apart from their topics

numerical field computation · 0.0
YearPublicationVenuePosition
1969 Magnetic-Field Design Considerations for a Plated-Wire Memory
abstract
Permeable keepers are used in a plated-wire memory to reduce the adjacent bit interference and the current requirement. Computations of a magnetic field have been performed to determine the quantitative effect of the keeper size on the field enhancement in the region where the information is to be stored and on the field reduction outside this region. The field enhancement can be interpreted as the reduction in current for a given magnetic field, and the reduction of the fringing field as the reduction in adjacent bit interference. The numerical results which represent valuable design considerations for a plated-wire memory are presented in graphical form.
Helmut K. V. Lotsch
 IEEE Trans. Computers1