Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

George W. Taylor

dblp:180/6352 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1965
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Memory systems · 55% Integrated circuit design · 27% Processor architecture and microarchitecture · 18%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › non-volatile memory
ferroelectric memory
0.011965
Utilization of the t* Partial Switching Properties of Ferroelectrics in Memory Devices · IEEE Trans. Electron. Comput. 1965
Integrated circuit design › semiconductor devices
memory devices
0.011965
Utilization of the t* Partial Switching Properties of Ferroelectrics in Memory Devices · IEEE Trans. Electron. Comput. 1965
Memory systems
non-volatile memory
0.011965
Utilization of the t* Partial Switching Properties of Ferroelectrics in Memory Devices · IEEE Trans. Electron. Comput. 1965
Processor architecture and microarchitecture
instruction set architecture
0.011962
A Method of Increasing the Number of Orders in a Digital Computer · IRE Trans. Electron. Comput. 1962

Methods — techniques the papers use, named apart from their topics

partial switching · 0.0coincident addressing · 0.0
YearPublicationVenuePosition
1965 Utilization of the t* Partial Switching Properties of Ferroelectrics in Memory Devices
abstract
Some ferroelectric materials exhibit a transition from stable to unstable partial switching at a critical pulsewidth t*. Schemes are proposed for utilizing this t* effect for coincident and successive addressing of a matrix memory, for a nondestructive readout from a matrix and for the simplification of a ferroelectric-electroluminescent display system. The practical limitations on these schemes are considered in terms of measurements made of t* in single crystal triglycine sulphate (TGS). Though the t* effect was observed to be a sharp rather than an absolute transition in the switching properties, the degree of sharpness was, however, sufficiently high to make t* devices feasible. For example, a coincidentally addressed t* TGS matrix can tolerate 105 disturb pulses. By comparison, a conventional matrix designed around the pseudocoercive field of TGS can only tolerate 10 disturbs. Even more impressive is that for the ``nondestructive'' type of readout operation 109 readouts can be made from a t* matrix before the stored information has to be rewritten.
George W. Taylor
IEEE Trans. Electron. Comput.1
1962 A Method of Increasing the Number of Orders in a Digital Computer
George W. Taylor
IRE Trans. Electron. Comput.1