Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from VLDB 2026 / reviewers in the wild / expert

G. Rosenfeld

dblp:180/6407 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 1965
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 88% Electronic design automation · 12%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
digital circuit design		 0.021965
Logical Design of Ternary Switching Circuits · IEEE Trans. Electron. Comput. 1965
A New Reader Service-Publication of Informational Retrieval Catalog Cards · IEEE Trans. Electron. Comput. 1965
Integrated circuit design › digital circuit design
logic design		 0.021965
Logical Design of Ternary Switching Circuits · IEEE Trans. Electron. Comput. 1965
A New Reader Service-Publication of Informational Retrieval Catalog Cards · IEEE Trans. Electron. Comput. 1965
Integrated circuit design › digital circuit design › multivalued logic circuit
ternary logic circuits		 0.021965
Logical Design of Ternary Switching Circuits · IEEE Trans. Electron. Comput. 1965
A New Reader Service-Publication of Informational Retrieval Catalog Cards · IEEE Trans. Electron. Comput. 1965
Electronic design automation › logic synthesis › combinational logic synthesis
combinational logic optimization		 0.011965
Logical Design of Ternary Switching Circuits · IEEE Trans. Electron. Comput. 1965
Integrated circuit design › digital circuit design
multivalued logic circuit		 0.011965
A New Reader Service-Publication of Informational Retrieval Catalog Cards · IEEE Trans. Electron. Comput. 1965

Methods — techniques the papers use, named apart from their topics

scheinman method · 0.0quine method · 0.0
YearPublicationVenuePosition
1965 A New Reader Service-Publication of Informational Retrieval Catalog Cards
abstract
A logical design theory for ternary voltage switching circuits is developed. The theory is based on familiar binary switching circuit elements and simplification methods. The theory thus leads to simple electronic realization. The basic system of ternary switching elements consists of function realizable by means of either diode gates or a single triode (transistor).
Michael Yoeli, G. Rosenfeld
 IEEE Trans. Electron. Comput.2
1965 Logical Design of Ternary Switching Circuits
abstract
A logical design theory for ternary voltage switching circuits is developed. The theory is based on familiar binary switching circuit elements and simplification methods. The theory thus leads to simple electronic realization. The basic system of ternary switching elements consists of function realizable by means of either diode gates or a single triode (transistor). Various simplification methods for combinational circuits are described, namely a map method and two algebraic methods. The first algebraic method is an adaptation of the Quine method for determining the prime implicants of a given binary function, and the second is a modification of the Scheinman binary method.
Michael Yoeli, G. Rosenfeld
 IEEE Trans. Electron. Comput.2