Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Xueren Yang

dblp:181/7041 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2016
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Energy-efficient computing · 100%
Computer networks
1 paper
Routing and switching · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Routing and switching
router architecture
0.212016
Towards Zero-Time Wakeup of Line Cards in Power-Aware Routers · IEEE/ACM Trans. Netw. 2016
Energy-efficient computing
power management
0.212016
Towards Zero-Time Wakeup of Line Cards in Power-Aware Routers · IEEE/ACM Trans. Netw. 2016
Energy-efficient computing › energy-aware scheduling
sleep scheduling
0.212016
Towards Zero-Time Wakeup of Line Cards in Power-Aware Routers · IEEE/ACM Trans. Netw. 2016
Routing and switching › IP lookup
longest prefix matching
0.112016
Towards Zero-Time Wakeup of Line Cards in Power-Aware Routers · IEEE/ACM Trans. Netw. 2016

Methods — techniques the papers use, named apart from their topics

measurement study · 0.5FPGA prototyping · 0.5
YearPublicationVenuePosition
2016 Towards Zero-Time Wakeup of Line Cards in Power-Aware Routers
abstract
As the network infrastructure has been consuming more and more power, various schemes have been proposed to improve the power efficiency of network devices. Many schemes put links to sleep when idle and wake them up when needed. A presumption in these schemes, though, is that router's line cards can be waken up very quickly. However, through systematic measurement of a major vendor's high-end routers, we find that it takes minutes to get a line card ready under the current design. To address this issue, we propose a new line card design that 1) keeps the host processor in a line card standby, which only consumes a small fraction of power but will save considerable wakeup time, and 2) downloads a slim slot of popular prefixes with higher priority, so that the line card will be ready for forwarding most of the traffic much earlier. We design algorithms as well as architecture that ensure fast and correct longest prefix match during prioritized routing prefix download. Experiments on an FPGA-based prototype show that the customized hardware can be ready to forward packets in 127.27 ms, which is 0.3% of the time the original design takes. This can better support numerous power-saving schemes based on the sleep/wakeup mechanism.
Tian Pan 0001, Ting Zhang 0010, Junxiao Shi, Yang Li 0062, Linxiao Jin, Fuliang Li, Jiahai Yang 0001, Beichuan Zhang 0001, Xueren Yang, Mingui Zhang, Huichen Dai, Bin Liu 0001
IEEE/ACM Trans. Netw.9