Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Donald H. MacPherson

dblp:182/0067 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1961
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
non-volatile memory
0.011961
Semipermanent Storage by Capacitive Coupling · IRE Trans. Electron. Comput. 1961
Memory systems
random-access memory
0.011961
Semipermanent Storage by Capacitive Coupling · IRE Trans. Electron. Comput. 1961

Methods — techniques the papers use, named apart from their topics

ferrite core gates · 0.0diode access circuits · 0.0capacitive coupling · 0.0
YearPublicationVenuePosition
1961 Semipermanent Storage by Capacitive Coupling
abstract
The need arises for reliable, economical high-speed, semipermanent stores for electronic-telephone switching systems, as well as for modern digital computers. A semipermanent or fixed store is one in which the stored information may not be changed by the machine that is able to consult it. These stores provide data security for such information as operational programs and test routines. A random-access store system where the memory elements consist of a matrix of printed capacitors has been developed. The store has a cycle time of 3 Asec and contains 1024 words each 34 bits long. The access circuits developed enable one to utilize a matrix arrangement of components where a need exists for stores of thousands of words. These circuits consist of diodes and biased square-loop ferrite cores in the input, and magnetic gates, utilizing three transformers in a novel arrangement, in the output.
Donald H. MacPherson, Robert K. York
IRE Trans. Electron. Comput.1