Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

D. B. Murray

dblp:189/5005 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1955
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › digital circuit design › sequential circuit design
binary counter
0.011955
A Variable Binary Scaler · IRE Trans. Electron. Comput. 1955
Integrated circuit design
digital circuit design
0.011955
A Variable Binary Scaler · IRE Trans. Electron. Comput. 1955

Methods — techniques the papers use, named apart from their topics

interconnection reconfiguration · 0.0
YearPublicationVenuePosition
1955 A Variable Binary Scaler
abstract
The binary elements of a counter or ``scaler'' may be interconnected in many ways. This paper discusses a class of inter-connections in which some elements are ``forward-counting'' and some are ``reverse-counting.'' By changing the interconnections any arbitrary integral scaling ratio (up to the counter capacity) may be obtained.
D. B. Murray
IRE Trans. Electron. Comput.1