Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Patrick Proctor

dblp:201/5387 · also Patrick O. Proctor · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 2018
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Computer networks · 1Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Embedded and real-time systems · 70% Memory systems · 30%
Network and information security
2 papers
Systems and software security · 100%
Software engineering, system software, and programming languages
1 paper
Operating systems · 100%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Embedded and real-time systems
memory isolation
0.312018
Application Memory Isolation on Ultra-Low-Power MCUs · USENIX ATC 2018
Embedded and real-time systems › embedded system security
microcontroller security
0.312018
Application Memory Isolation on Ultra-Low-Power MCUs · USENIX ATC 2018
Systems and software security
memory safety
0.312017
Poster: Memory Protection in Ultra-Low-Power Multi-Application Wearables · MobiSys 2017
Systems and software security › isolation
software sandboxing
0.312017
Poster: Memory Protection in Ultra-Low-Power Multi-Application Wearables · MobiSys 2017
Memory systems
memory protection
0.312017
Poster: Memory Protection in Ultra-Low-Power Multi-Application Wearables · MobiSys 2017
Systems and software security
memory protection
0.112018
Application Memory Isolation on Ultra-Low-Power MCUs · USENIX ATC 2018
Operating systems › resource management
memory management
0.112017
Poster: Memory Protection in Ultra-Low-Power Multi-Application Wearables · MobiSys 2017

Methods — techniques the papers use, named apart from their topics

runtime checks · 0.9compile-time static analysis · 0.9
YearPublicationVenuePosition
2018 GeriActive: Wearable app for monitoring and encouraging physical activity among older adults
abstract
The ability to monitor a person's level of daily activity can inform self-management of physical activity and assist in augmenting behavioral interventions. For older adults, the importance of regular physical activity is critical to reduce the risk of long-term disability. In this work, we present GeriActive, an application on the Amulet wrist-worn device that monitors in real time older adults' daily activity levels (low, moderate and vigorous), which we categorized using metabolic equivalents (METs). The app implements an activity-level detection model we developed using a linear Support Vector Machine (SVM). We trained our model using data from volunteer subjects (n=29) who performed common physical activities (sit, stand, lay down, walk and run) and obtained an accuracy of 94.3% with leave-one-subject-out (LOSO) cross-validation. We ran a week-long field study to evaluate the usability and battery life of the GeriActive system where 5 older adults wore the Amulet as it monitored their activity level. Their feedback showed that our system has the potential to be usable and useful. Our evaluation further revealed a battery life of at least 1 week. The results are promising, indicating that the app may be used for activity-level monitoring by individuals or researchers for health delivery interventions that could improve the health of older adults.
George Boateng, John A. Batsis, Patrick Proctor, Ryan J. Halter, David Kotz
BSN3
2018 Application Memory Isolation on Ultra-Low-Power MCUs
Taylor Hardin, Ryan Scott, Patrick Proctor, Josiah D. Hester, Jacob Sorber, David Kotz
USENIX ATC3
2017 Poster: Memory Protection in Ultra-Low-Power Multi-Application Wearables
abstract
An increasing number of wearable devices support the execution of multiple third-party applications, increasing the functionality and flexibility of these devices. These multi-application, multi-tenant devices provide users with more options, and application developers with a standard platform. Typical ultra-low-power wearable devices, however, lack the type of hardware memory protection mechanisms~-- such as Memory Management Units (MMU)~-- needed to safely separate applications. At best, they provide a Memory Protection Unit (MPU), which allows the user to configure read/write/execute permissions for a few distinct regions of memory. At worst, no hardware memory protection is provided. MPU capabilities vary across hardware platforms, with many shortcomings: (1)~the MPU may only support a few distinct memory regions (fewer than one per application), (2)~the MPU may not protect all regions of memory, like hardware registers, and (3)~MPU protection boundary rules can be arcane, because they depend on opaque hardware implementations. Our key observation is that by supplementing a limited segment MPU with runtime checks, and using compile-time static analysis to explicitly layout applications in memory, we can guarantee application isolation (sandboxing) even on these limited MPUs, with lower overhead than software-only solutions.
Taylor Hardin, Josiah D. Hester, Patrick Proctor, Jacob Sorber, David Kotz
MobiSys3