Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hans W. Pötzl

dblp:21/6776 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 1985
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 62% Electronic design automation · 38%
Interdisciplinary, comprehensive, and emerging computing
1 paper
Computational science and engineering · 100%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › technology computer-aided design
process simulation
0.011985
Simulation of Critical IC-Fabrication Steps · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1985
Integrated circuit design › semiconductor devices › field-effect transistor
MOSFET
0.011982
Analysis of Breakdown Phenomena in MOSFET's · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Integrated circuit design
semiconductor device modeling
0.011982
Analysis of Breakdown Phenomena in MOSFET's · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982
Integrated circuit design › semiconductor devices
device scaling
0.011985
Simulation of Critical IC-Fabrication Steps · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1985
Computational science and engineering
numerical simulation
0.011982
Analysis of Breakdown Phenomena in MOSFET's · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1982

Methods — techniques the papers use, named apart from their topics

two-dimensional numerical modeling · 0.0impact ionization · 0.0numerical solvers · 0.0coupled partial differential equations · 0.0
YearPublicationVenuePosition
1985 Simulation of Critical IC-Fabrication Steps
abstract
Due to the advances in device miniaturization it is often necessary to get a better understanding of the physical fabrication processes by applying advanced physical models. Since existing process modeling programs can handle only specific physical quantities, we have developed general purpose solvers for one and two space dimensions which are able to treat an arbitrary number of coupled partial differential equations for physical quantities. In the paper we will show the general formulation of the equations which can be solved. We deal with the user-interface of the programs and the numerical problems one has to face. To demonstrate the capabilities of the programs we will show typical applications.
Peter Pichler, Werner Jüngling, Siegfried Selberherr, Edgar Guerrero, Hans W. Pötzl
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.5
1982 Analysis of Breakdown Phenomena in MOSFET's
abstract
An accurate two-dimensional self-consistent numerical model for MOS transistors which is able to predict avalanche behavior is presented. This model aims at a more principal understanding of the physical processes which arise from the avalanche effect and which eventually lead to breakdown. The system of the fundamental semiconductor equations with several generation/recombination mechanisms is solved. To improve the description of the ionization process, correction terms are introduced which account for the fact that the gate induced field does not cause ionization. Holes which are generated in the pinch-off region by impact ionization cause a bulk current; the voltage drop at the parasitic bulk resistance initiates an internal feedback mechanism. Thus a negative resistance branch of the drain current characteristic can arise. However, at high current levels, introduced by a high gate bias and/or a short channel, this snap-back effect is often counterbalanced by strong recombination. Snapback voltage can be estimated with this model.
A. Schütz, Siegfried Selberherr, Hans W. Pötzl
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.3