Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jacques-Olivier Haenni

dblp:27/2880 · DBLP profile ↗
← Back
4ranked-venue papers
2as first author
0since 2021 · last 1999
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Reconfigurable computing and FPGAs · 67% Parallel and multicore computing · 20% Embedded and real-time systems · 7%

Topics — the 3 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Reconfigurable computing and FPGAs
dynamic reconfiguration
0.011999
Static and Dynamic Configurable Systems · IEEE Trans. Computers 1999
Reconfigurable computing and FPGAs
reconfigurable computing
0.011998
RENCO: A Reconfigurable Network Computer (Abstract) · FPGA 1998
Parallel and multicore computing › parallel algorithms › randomized parallel algorithms
RNC algorithms
0.011998
RENCO: A Reconfigurable Network Computer (Abstract) · FPGA 1998
YearPublicationVenuePosition
1999 A Reconfigurable Platform for Academic Purposes
abstract
Labomat 3 is a reconfigurable platform for teaching and research purposes developed by our laboratory. The main features of the board are: (1) a microprocessor associated with two mid-range FPGAs, (2) a powerful multitasking real-time operating system including a JavaVM, (3) easy to use design tools, and (4) a networking interface. In this paper we describe the hardware and software of the board as well as some application domains.
Christof Teuscher, Jacques-Olivier Haenni, Héctor Fabio Restrepo, Eduardo Sanchez, Francisco J. Gomez-Arribas
FCCM2
1999 Static and Dynamic Configurable Systems
abstract
Field-programmable gate arrays (FPGAs) are large, fast integrated circuits-that can be modified, or configured, almost at any point by the end user. Within the domain of configurable computing, we distinguish between two modes of configurability: static-where the configurable processor's configuration string is loaded once at the outset, after which it does not change during execution of the task at hand, and dynamic-where the processor's configuration may change at any moment. This paper describes four applications in the domain of configurable computing, considering both static and dynamic systems, including: SPYDER (a reconfigurable processor development system), RENCO (a reconfigurable network computer), Firefly (an evolving machine), and the BioWatch (a self-repairing watch). While static configurability mainly aims at attaining the classical computing goal of improving performance, dynamic configurability might bring about an entirely new breed of hardware devices-ones that are able to adapt within dynamic environments.
Eduardo Sanchez, Moshe Sipper, Jacques-Olivier Haenni, Jean-Luc Beuchat, André Stauffer, Andrés Pérez-Uribe
IEEE Trans. Computers3
1998 RENCO: A Reconfigurable Network Computer
abstract
RENCO is a reconfigurable network computer based on a Motorola 68360 processor for the conventional part, and four Altera Flex 10K130 or 10K250 FPGAs for the reconfigurable part. Therefore, the user has at his/her disposal up to one million programmable logic gates for executing his/her applications in a custom-made processor. RENCO runs a real-time operating system and a Java virtual machine.
Jacques-Olivier Haenni, Jean-Luc Beuchat, Eduardo Sanchez
FCCM1
1998 RENCO: A Reconfigurable Network Computer (Abstract)
abstract
No abstract available.
Jacques-Olivier Haenni, Erik Bruchez, Emeka Mosanya, Eduardo Sanchez
FPGA1