Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Sumedh R. Risbud

dblp:291/4988 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
3since 2021 · last 2024
0000-0003-4777-1139ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 since 2021Applied, interdisciplinary, general and emerging computing · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Emerging computing paradigms · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Emerging computing paradigms
neuromorphic computing
0.512021
Advancing Neuromorphic Computing With Loihi: A Survey of Results and Outlook · Proc. IEEE 2021
Emerging computing paradigms › neuromorphic hardware
spiking neural network hardware
0.512021
Advancing Neuromorphic Computing With Loihi: A Survey of Results and Outlook · Proc. IEEE 2021
Emerging computing paradigms › neuromorphic computing
synaptic plasticity
0.512021
Advancing Neuromorphic Computing With Loihi: A Survey of Results and Outlook · Proc. IEEE 2021
Emerging computing paradigms
neuromorphic hardware
0.112021
Advancing Neuromorphic Computing With Loihi: A Survey of Results and Outlook · Proc. IEEE 2021

Methods — techniques the papers use, named apart from their topics

spiking neural network · 0.5on-chip learning · 0.5
YearPublicationVenuePosition
2024 Transductive Spiking Graph Neural Networks for Loihi
abstract
Graph neural networks have emerged as a specialized branch of deep learning, designed to address problems where pairwise relations between objects are crucial. Recent advancements utilize graph convolutional neural networks to extract features within graph structures. Despite promising results, these methods face challenges in real-world applications due to sparse features, resulting in inefficient resource utilization. Recent studies draw inspiration from the mammalian brain and employ spiking neural networks to model and learn graph structures. However, these approaches are limited to traditional Von Neumann-based computing systems, which still face hardware inefficiencies. In this study, we present a fully neuromorphic implementation of spiking graph neural networks designed for Loihi 2. We optimize network parameters using Lava Bayesian Optimization, a novel hyperparameter optimization system compatible with neuromorphic computing architectures. We showcase the performance benefits of combining neuromorphic Bayesian optimization with our approach for citation graph classification using fixed-precision spiking neurons. Our results demonstrate the capability of integer-precision, Loihi 2 compatible spiking neural networks in performing citation graph classification with comparable accuracy to existing floating point implementations.
Shay Snyder, Victoria Clerico, Guojing Cong, Shruti R. Kulkarni, Catherine D. Schuman, Sumedh R. Risbud, Maryam Parsa
ACM Great Lakes Symposium on VLSI6
2024 Asynchronous Neuromorphic Optimization in Lava
abstract
Performing optimization with event-based asynchronous neuromorphic systems presents significant challenges. Intel’s neuromorphic computing framework, Lava, offers an abstract application programming interface designed for constructing event-based computational graphs. In this study, we introduce a novel framework tailored for asynchronous Bayesian optimization that is also compatible with Loihi 2. We showcase the capability of our asynchronous optimization framework by connecting it with a graph-based satellite scheduling problem running on physical Loihi 2 hardware.
Shay Snyder, Sumedh R. Risbud, Maryam Parsa
ACM Great Lakes Symposium on VLSI2
2021 Advancing Neuromorphic Computing With Loihi: A Survey of Results and Outlook
abstract
Deep artificial neural networks apply principles of the brain's information processing that led to breakthroughs in machine learning spanning many problem domains. Neuromorphic computing aims to take this a step further to chips more directly inspired by the form and function of biological neural circuits, so they can process new knowledge, adapt, behave, and learn in real time at low power levels. Despite several decades of research, until recently, very few published results have shown that today's neuromorphic chips can demonstrate quantitative computational value. This is now changing with the advent of Intel's Loihi, a neuromorphic research processor designed to support a broad range of spiking neural networks with sufficient scale, performance, and features to deliver competitive results compared to state-of-the-art contemporary computing architectures. This survey reviews results that are obtained to date with Loihi across the major algorithmic domains under study, including deep learning approaches and novel approaches that aim to more directly harness the key features of spike-based neuromorphic hardware. While conventional feedforward deep neural networks show modest if any benefit on Loihi, more brain-inspired networks using recurrence, precise spike-timing relationships, synaptic plasticity, stochasticity, and sparsity perform certain computation with orders of magnitude lower latency and energy compared to state-of-the-art conventional approaches. These compelling neuromorphic networks solve a diverse range of problems representative of brain-like computation, such as event-based data processing, adaptive control, constrained optimization, sparse feature regression, and graph search.
Mike Davies 0002, Andreas Wild, Garrick Orchard, Yulia Sandamirskaya, Gabriel A. Fonseca Guerra, Prasad Joshi, Philipp Plank, Sumedh R. Risbud
Proc. IEEE8