Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Scott Thibault

dblp:30/1181 · DBLP profile ↗
← Back
7ranked-venue papers
3as first author
0since 2021 · last 2003
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 3 · 1 first-authorSystems, architecture and hardware · 2 · 1 first-authorSecurity and privacy · 1 · 1 first-authorHuman-computer interaction and ubiquitous computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
2 papers
Compilers and program optimization · 53% Programming languages and type systems · 17% Program synthesis and code generation · 17%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Parallel and multicore computing · 100%

Topics — the 11 heaviest of 11, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Compilers and program optimization
code generation
0.011999
Domain-Specific Languages: From Design to Implementation Application to Video Device Drivers Generation · IEEE Trans. Software Eng. 1999
Program synthesis and code generation › domain-specific code generation
device driver synthesis
0.011999
Domain-Specific Languages: From Design to Implementation Application to Video Device Drivers Generation · IEEE Trans. Software Eng. 1999
Programming languages and type systems
domain-specific languages
0.011999
Domain-Specific Languages: From Design to Implementation Application to Video Device Drivers Generation · IEEE Trans. Software Eng. 1999
Compilers and program optimization
partial evaluation
0.011997
Mapping Software Architectures to Efficient Implementations via Partial Evaluation · ASE 1997
Compilers and program optimization
program specialization
0.011997
Mapping Software Architectures to Efficient Implementations via Partial Evaluation · ASE 1997
Requirements engineering and software design
software architecture
0.011997
Mapping Software Architectures to Efficient Implementations via Partial Evaluation · ASE 1997
Parallel and multicore computing
parallel programming models
0.011993
Formal Method for Scheduling, Routing and Communication Protocol · HPDC 1993
Parallel and multicore computing › parallel computation models
PRAM
0.011993
Formal Method for Scheduling, Routing and Communication Protocol · HPDC 1993
Compilers and program optimization
compiler construction
0.011999
Domain-Specific Languages: From Design to Implementation Application to Video Device Drivers Generation · IEEE Trans. Software Eng. 1999
Compilers and program optimization
domain-specific compilation
0.011999
Domain-Specific Languages: From Design to Implementation Application to Video Device Drivers Generation · IEEE Trans. Software Eng. 1999
Parallel and multicore computing › parallel programming models
message passing
0.011993
Formal Method for Scheduling, Routing and Communication Protocol · HPDC 1993

Methods — techniques the papers use, named apart from their topics

partial evaluation · 0.0psi calculus · 0.0
YearPublicationVenuePosition
2003 A domain-specific language approach to programmable networks
abstract
Active networks present significant safety, security, and efficiency challenges. Domain-specific languages, i.e., languages providing only constructs relevant to a particular domain, provide a solution that balances these constraints. Safety and security can be ensured using verification techniques that exploit the restricted nature of such languages. Strategies have been developed for the compilation of domain-specific languages that provide both portability and efficiency. This paper presents a synthesis of work on the PLAN-P domain-specific language for programmable routers. We present the language design, representative experiments that have been carried out using the language, and new compilation strategies. End-to-end performance is typically comparable to that of hand-coded C implementations.
Gilles Muller, Julia Lawall, Scott Thibault, R. E. Voel Jensen
IEEE Trans. Syst. Man Cybern. Part C3
1999 Adapting Distributed Applications Using Extensible Networks
abstract
Active networks have been proposed to allow the dynamic extension of network behavior by downloading application-specific protocols (ASPs) into network routers. We demonstrate the feasibility of the use of ASPs in an active network for the adaptation of distributed software components. We have implemented three examples which show that ASPs can be used to easily extend distributed applications, and furthermore, that such adaptation can be safe, portable and efficient. Safety and efficiency is obtained by implementing the ASPs in PLAN-P, a domain-specific language and run-time system for active networking. The presented examples illustrate three different applications: audio broadcasting with bandwidth adaptation in routers; an extensible HTTP server with load-balancing facilities; and a multipoint MPEG server derived from a point-to-point server.
Scott Thibault, Jerôme Marant, Gilles Muller
ICDCS1
1999 Efficient Implementations of Software Architectures via Partial Evaluation
Renaud Marlet, Scott Thibault, Charles Consel
Autom. Softw. Eng.2
1999 Domain-Specific Languages: From Design to Implementation Application to Video Device Drivers Generation
abstract
Domain-specific languages (DSL) have many potential advantages in terms of software engineering, ranging from increased productivity to the application of formal methods. Although they have been used in practice for decades, there has been little study of methodology or implementation tools for the DSL approach. We present our DSL approach and its application to a realistic domain: the generation of video display device drivers. The article focuses on the validation of our proposed framework for domain-specific languages, from design to implementation. The framework leads to a flexible design and structure, and provides automatic generation of efficient implementations of DSL programs. Additionally, we describe an example of a complete DSL for video display adaptors and the benefits of the DSL approach for this application. This demonstrates some of the generally claimed benefits of using DSLs: increased productivity, higher-level abstraction, and easier verification. This DSL has been fully implemented with our approach and is available. Compose project URL: http://www.irisa.fr/compose/gal.
Scott Thibault, Renaud Marlet, Charles Consel
IEEE Trans. Software Eng.1
1998 Safe and Efficient Active Network Programming
abstract
Active networks are aimed at incorporating programmability into the network to achieve extensibility. One approach to obtaining extensibility is to download router programs into network nodes. This programmability is critical to allow multipoint distributed systems to adapt to network conditions and individual clients' needs. Although promising, this approach raises critical issues such as safety to achieve reliability despite the complexity of a distributed system, security to protect shared resources, and efficiency to maximize usage of bandwidth. This paper proposes the use of a domain-specific language, PLAN-P, to address all of the above issues. To address safety and security, we give examples of properties of PLAN-P programs that can be automatically checked due to the use of a restricted language. For efficiency, we show that an automatically generated run-time compiler for PLAN-P produces code which outperforms an equivalent compiled Java program. Additionally, we present performance results on a real application (learning bridge) where we obtain 100% of the maximum possible throughput.
Scott Thibault, Charles Consel, Gilles Muller
SRDS1
1997 Mapping Software Architectures to Efficient Implementations via Partial Evaluation
abstract
Flexibility is recognized as a key feature in structuring software, and many architectures have been designed to that effect. However, they often come with performance and code size overhead, resulting in a flexibility vs. efficiency dilemma. The source of inefficiency in software architectures can be identified in the data and control integration of components, because flexibility is present not only at the design level but also in the implementation. We propose the use of program specialization in software engineering as a systematic way to improve performance and in some cases, to reduce program size. In particular, we advocate the use of partial evaluation, which is an automatic technique to produce efficient, specialized instances of generic programs. We study several representative, flexible mechanisms found in software architectures: selective broadcast, pattern matching, interpreters, layers, and generic libraries. We show how partial evaluation can systematically be applied in order to optimize those mechanisms.
Renaud Marlet, Scott Thibault, Charles Consel
ASE2
1993 Formal Method for Scheduling, Routing and Communication Protocol
abstract
The PRAM model has been shown to be an optimal design for emulating both loose and tightly coupled multiprocessors for unit time operations. When virtual processors are required, multiplexing work to available processors is employed. This introduces a form of latency incurred by operating system overhead. Further complications arise when bandwidth creates bottlenecking of work units. G.E. Blelloch (1989) showed how to add parallel prefix operations (scans) to an extended PRAM model which uses unit step, not time operations. This paper shows how the Psi( psi ) calculus can be used to group work units, i.e. pipelining the work units, so that multiplexing is not required. The authors instead pipeline work units to processors and show how the number of processors need not be equivalent to the number of data components. Partitioning array data structures and pipelining groups of partitions to processors can minimize latency and bottlenecking on distributed message passing multiprocessing architectures.>
Lenore M. Restifo Mullin, Scott Thibault, Daria R. Dooling, Erik A. Sandberg
HPDC2