Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Peter A. Riocreux

dblp:314/5060 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1999
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 44% Energy-efficient computing · 44% Embedded and real-time systems · 13%

Topics — the 2 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Energy-efficient computing › low-power design
low-power processor design
0.011999
AMULET2e: an asynchronous embedded controller · Proc. IEEE 1999
Embedded and real-time systems › embedded hardware
embedded controller
0.011999
AMULET2e: an asynchronous embedded controller · Proc. IEEE 1999

Methods — techniques the papers use, named apart from their topics

dynamic bus sizing · 0.0asynchronous circuit design · 0.0
YearPublicationVenuePosition
1999 AMULET2e: an asynchronous embedded controller
abstract
AMULET2e is an embedded system chip incorporating a 32-bit ARM-compatible asynchronous processor core, a 4-Kb pipelined cache, a flexible memory interface with dynamic bus sizing, and assorted programmable control functions. Many on-chip performance-enhancing and power-saving features are switchable, enabling detailed experimental analysis of their effectiveness. AMULET2e silicon demonstrates competitive performance and power efficiency, ease of system design, and it includes innovative features that exploit its asynchronous operation to advantage in applications that require low standby power and/or freedom from the electromagnetic interference generated by system clocks.
Steve Furber, Jim D. Garside, Peter A. Riocreux, Steve Temple, Paul Day, Nigel C. Paver
Proc. IEEE3