Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Akito Sakurai

dblp:32/1494 · DBLP profile ↗
← Back
14ranked-venue papers
4as first author
0since 2021 · last 2017
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 9 · 2 first-authorDatabases, data management, data science and information retrieval · 4Systems, architecture and hardware · 2 · 1 first-authorSecurity and privacy · 1Human-computer interaction and ubiquitous computing · 1Theory of computation · 1 · 1 first-authorApplied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Artificial intelligence
1 paper
Learning theory · 50% Deep learning architectures and training · 50%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 50% Electronic design automation · 50%

Topics — the 6 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Machine learning › Deep learning architectures and training
neural network expressivity
0.011998
Tight Bounds for the VC-Dimension of Piecewise Polynomial Networks · NIPS 1998
Machine learning › Learning theory › computational learning theory › VC theory
VC dimension
0.011998
Tight Bounds for the VC-Dimension of Piecewise Polynomial Networks · NIPS 1998
Integrated circuit design
digital circuit design
0.011983
Parallel Binary Adders with a Minimum Number of Connections · IEEE Trans. Computers 1983
Electronic design automation › logic synthesis › circuit optimization
gate-count minimization
0.011983
Parallel Binary Adders with a Minimum Number of Connections · IEEE Trans. Computers 1983
Electronic design automation
logic synthesis
0.011983
Parallel Binary Adders with a Minimum Number of Connections · IEEE Trans. Computers 1983
Integrated circuit design › digital arithmetic circuits
parallel adder
0.011983
Parallel Binary Adders with a Minimum Number of Connections · IEEE Trans. Computers 1983

Methods — techniques the papers use, named apart from their topics

piecewise polynomial networks · 0.0lower bound proof · 0.0connection minimization · 0.0
YearPublicationVenuePosition
2017 Analyzing Performance of High Frequency Currency Rates Prediction Model Using Linear Kernel SVR on Historical Data
Chanakya Serjam, Akito Sakurai
ACIIDS (1)2
2017 Recognition of Empathy Seeking Questions in One of the Largest Woman CQA in Japan
Tatsuro Shimada, Akito Sakurai
ACIIDS (1)2
2015 Examination of the effect of social login through analysis of user's purchasing tendency
abstract
This study targets social login registrants on an EC site and aims to clarify the difference between the purchasing tendency of social login registrants and general members by analyzing product purchasing history. We focused on the golf portal site that is the subject of this research. We analyzed the purchasing data comparing social login registrants with general members. As the results, it became clear that social login registrants have less resistance to purchasing expensive products on an EC site compared with general members and golf clubs act as a bridge for purchasing.
Kohei Otake, Yoshihisa Shinozawa, Akito Sakurai, Makoto Oka, Tomofumi Uetake, Motoya Suzuki
CCNC3
2014 Laplacian minimax probability machine
Kazuki Yoshiyama, Akito Sakurai
Pattern Recognit. Lett.2
2012 Technical Term Recognition with Semi-supervised Learning Using Hierarchical Bayesian Language Models
Ryo Fujii, Akito Sakurai
NLDB2
2011 Combining Technical Analysis with Sentiment Analysis for Stock Price Prediction
abstract
This paper proposes a stock price prediction model, which extracts features from time series data and social networks for prediction of stock prices and evaluates its performance. In this research, we use the features such as numerical dynamics (frequency) of news and comments, overall sentiment analysis of news and comments, as well as technical analysis of historic price and volume. We model the stock price movements as a function of these input features and solve it as a regression problem in a Multiple Kernel Learning regression framework. Experimental results show that our proposed method outperforms other baseline methods in terms of magnitude prediction measures such as RMSE, MAE and MAPE for three famous Japan companies' stocks in US stock market. The results indicate that features other than mining from stock prices themselves improved the performance.
Shangkun Deng, Takashi Mitsubuchi, Kei Shioda, Tatsuro Shimada, Akito Sakurai
DASC5
2009 Averaged Naive Bayes Trees: A New Extension of AODE
Mori Kurokawa, Hiroyuki Yokoyama, Akito Sakurai
ACML3
2007 A Characterization of Simple Recurrent Neural Networks with Two Hidden Units as a Language Recognizer
Azusa Iwata, Yoshihisa Shinozawa, Akito Sakurai
ICONIP (1)3
2007 Event mining from the Blogosphere using topic words
Yoshihiko Suhara, Hiroyuki Toda, Akito Sakurai
ICWSM3
2001 Integration of constraint logic programming and artificial neural networks for driving robots
abstract
We propose a robot architecture to integrate symbolic and non-symbolic information processings. Artificial neural networks (ANN) are quick, flexible and robust. Symbolic processing is on the other hand comprehensible, effective, controllable, and consistent. To integrate symbolic and non-symbolic methods, we consider the relation between a robot and its environment as constraints. To describe and solve such constraints we turn to constraint logic programming (CLP). To construct a robot that works in the complex environment, CLP and ANN are integrated into a unified framework such that CLP evaluates the behavior candidates proposed by ANN according to the constraints and ANN learns adequate behavior according to evaluations by CLP. We implemented the decision process in our robot that drove through a test course as we expected.
Koichiro Ishikawa, Tsutomu Fujinami, Akito Sakurai
IROS3
2001 A Fast And Convergent Stochastic Mlp Learning Algorithm
abstract
We propose a stochastic learning algorithm for multilayer perceptrons of linear-threshold function units, which theoretically converges with probability one and experimentally exhibits 100% convergence rate and remarkable speed on parity and classification problems with typical generalization accuracy. For learning the n bit parity function with n hidden units, the algorithm converged on all the trials we tested (n=2 to 12) after 5.8 x 4.1(n) presentations for 0.23 x 4.0(n-6) seconds on a 533MHz Alpha 21164A chip on average, which is five to ten times faster than Levenberg-Marquardt algorithm with restarts. For a medium size classification problem known as Thyroid in UCI repository, the algorithm is faster in speed and comparative in generalization accuracy than the standard backpropagation and Levenberg-Marquardt algorithms.
Akito Sakurai
Int. J. Neural Syst.1
1998 Tight Bounds for the VC-Dimension of Piecewise Polynomial Networks
Akito Sakurai
NIPS1
1995 On the VC-Dimension of Depth four Threshold Circuits and the Complexity of Boolean-Valued Functions
Akito Sakurai
Theor. Comput. Sci.1
1983 Parallel Binary Adders with a Minimum Number of Connections
abstract
An n-bit parallel binary adder consisting of NOR gates only in single-rail input logic is proved to require at least 17n + 1 connections for any value of n. Such an adder is proved to require at least 7n + 2 gates. An adder that attains these minimal values is shown. Also, it is concluded that some of the parallel adders with the minimum number of NOR gates derived by Lai and Muroga have the minimum number of connections as well as the minimum number of gates, except for the two modules for the two least significant bit positions.
Akito Sakurai, Saburo Muroga
IEEE Trans. Computers1