Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Albert Seidl

dblp:32/4285 · DBLP profile ↗
← Back
3ranked-venue papers
2as first author
0since 2021 · last 1988
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Electronic design automation · 78% Integrated circuit design · 22%
Interdisciplinary, comprehensive, and emerging computing
1 paper
Computational science and engineering · 100%

Topics — the 5 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design › parasitic extraction
capacitance extraction
0.011988
CAPCAL-a 3-D capacitance solver for support of CAD systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1988
Electronic design automation › physical design
parasitic extraction
0.011988
CAPCAL-a 3-D capacitance solver for support of CAD systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1988
Electronic design automation › technology computer-aided design
process modeling
0.011985
COMPOSITE -- A Complete Modeling Program of Silicon Technology · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1985
Electronic design automation › technology computer-aided design
process simulation
0.011985
Numerical Conformal Mapping for Treatment of Geometry Problems in Process Simulation · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1985
Integrated circuit design › interconnect
VLSI interconnect
0.011988
CAPCAL-a 3-D capacitance solver for support of CAD systems · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1988

Methods — techniques the papers use, named apart from their topics

partial differential equation solving · 0.0conformal mapping · 0.0multigrid solver · 0.0finite difference method · 0.0two-dimensional process modeling · 0.0finite element simulation · 0.0
YearPublicationVenuePosition
1988 CAPCAL-a 3-D capacitance solver for support of CAD systems
abstract
A program package is presented named CAPCAL that provides a method for calculation of the 3-D electric field distribution due to multilayer metallization of advanced VLSI (very large-scale integration) integrated circuits. The underlying physics and numerical modeling techniques used by CAPCAL are described. The finite-difference method together with a multigrid solver is used to permit easy program handling and full portability. Example capacitance calculations are presented for structures typical of the wiring of a memory cell. The influence of the line spacing and the permittivity of the passivation layer on the parasitic capacitances are also investigated. The codes developed have been tested on various computers down to the size of a microcomputer, and thus can be installed on every system currently in use for CAD.>
Albert Seidl, Helmut Klose, Milos Svoboda, Joachim Oberndorfer, Wolfgang Rösner
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
1985 COMPOSITE -- A Complete Modeling Program of Silicon Technology
abstract
A new two-dimensional process modeling program written in Fortran is described. For the first time, this program allows the simulation of all important processing steps occurring in typical sequences involved in the fabrication of integrated circuits such as doping, oxidation, lithography, etching, and layer deposition. The program possesses a modular structure to allow for easy changing and improvement of process models as well as of mathematical procedures. The program is menu driven to make it easy to use for non-experts and it is readily usable with different computer systems.
Jürgen Lorenz, Joachim Pelka, Heiner Ryssel, Albert Sachs, Albert Seidl, Milos Svoboda
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.5
1985 Numerical Conformal Mapping for Treatment of Geometry Problems in Process Simulation
abstract
In semiconductor modeling, partial differential equations often have to be solved on a domain with a curved boundary. A numerical conformal mapping well suited for process modeling problems is presented. Its use in connection with a moving boundary is explained.
Albert Seidl, Milos Svoboda
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1