Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Michael Whelan

dblp:32/477 · DBLP profile ↗
← Back
6ranked-venue papers
1as first author
0since 2021 · last 2017
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 2 · 1 first-authorDatabases, data management, data science and information retrieval · 2 · 1 first-authorSystems, architecture and hardware · 1Computer networks · 1Software engineering, systems software and programming languages · 1Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 80% Parallel and multicore computing · 20%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
chip multiprocessor
0.011990
The design of a RISC based multiprocessor chip · SC 1990
Processor architecture and microarchitecture
instruction-level parallelism
0.011990
The design of a RISC based multiprocessor chip · SC 1990
Parallel and multicore computing › parallel architecture
MIMD architecture
0.011990
The design of a RISC based multiprocessor chip · SC 1990
Processor architecture and microarchitecture
multicore design
0.011990
The design of a RISC based multiprocessor chip · SC 1990
Processor architecture and microarchitecture › instruction set architecture › RISC
RISC processor
0.011990
The design of a RISC based multiprocessor chip · SC 1990

Methods — techniques the papers use, named apart from their topics

register channels · 0.0fuzzy barriers · 0.0collective branching · 0.0
YearPublicationVenuePosition
2017 Technology and tuberculosis control: the OUT-TB Web experience
abstract
OBJECTIVE: Develop a tool to disseminate integrated laboratory, clinical, and demographic case data necessary for improved contact tracing and outbreak detection of tuberculosis (TB). METHODS: In 2007, the Public Health Ontario Laboratories implemented a universal genotyping program to monitor the spread of TB strains within Ontario. Ontario Universal Typing of TB (OUT-TB) Web utilizes geographic information system (GIS) technology with a relational database platform, allowing TB control staff to visualize genotyping matches and microbiological data within the context of relevant epidemiological and demographic data. RESULTS: OUT-TB Web is currently available to the 8 health units responsible for >85% of Ontario's TB cases and is a valuable tool for TB case investigation. Users identified key features to implement for application enhancements, including an e-mail alert function, customizable heat maps for visualizing TB and drug-resistant cases, socioeconomic map layers, a dashboard providing TB surveillance metrics, and a feature for animating the geographic spread of strains over time. CONCLUSION: OUT-TB Web has proven to be an award-winning application and a useful tool. Developed and enhanced using regular user feedback, future versions will include additional data sources, enhanced map and line-list filter capabilities, and development of a mobile app.
Jennifer L. Guthrie, David C. Alexander, Alex Marchand-Austin, Karen Lam, Michael Whelan, Brenda Lee, Colin D. Furness, Elizabeth Rea, Rebecca Stuart, Julia Lechner, Monali Varia, Jennifer Mclean, Frances B. Jamieson
J. Am. Medical Informatics Assoc.5
2012 Data transformation and query management in personal health sensor networks
Mark Roantree, Paolo Cappellari, Martin F. O'Connor, Michael Whelan, Niall Moyna
J. Netw. Comput. Appl.5
2011 A New Hybrid Clustering Method for Reducing Very Large Spatio-temporal Dataset
Michael Whelan, Nhien-An Le-Khac, M. Tahar Kechadi
ADMA (1)1
2010 A Clustering-Based Data Reduction for Very Large Spatio-Temporal Datasets
Nhien-An Le-Khac, Martin Bue, Michael Whelan, M. Tahar Kechadi
ADMA (2)3
2009 Security of open source web applications
abstract
In an empirical study of fourteen widely used open source PHP Web applications, we found that the vulnerability density of the aggregate code base decreased from 8.88 vulnerabilities/KLOC to 3.30 from Summer 2006 to Summer 2008. Individual web applications varied widely, with vulnerability densities ranging from 0 to 121.4 at the beginning of the study. While the total number of security problems decreased, vulnerability density increased in eight of the fourteen applications over the analysis period. We developed a security resources indicator metric, which we found to be strongly correlated (rho = 0.67, p < 0.05) with change in vulnerability density over time. Traditional software metrics, such as code size, cyclomatic complexity, nesting complexity, and churn, had significant (p < 0.05) but much smaller correlations (rho = 0.31 at best) with vulnerability density. Vulnerability density was measured using the fortify source code analyzer static analysis tool.
James Walden, Maureen Doyle, Grant A. Welch, Michael Whelan
ESEM4
1990 The design of a RISC based multiprocessor chip
abstract
The architecture of an RISC (reduced instruction set computer) based on multiprocessor chip designed in the Briarcliff Multiprocessor Project is described. The processors operate in an MIMD (multiple instruction, multiple data) fashion, executing parallel instruction streams generated by a parallelizing compiler for the exploitation of fine-grained parallelism. Low-cost synchronization mechanisms are supported in hardware. The resulting system is tolerant of unpredictable delays in the progress of individual streams. Instruction level parallelism is exploited through the use of register channels and a mechanism for the collective branching of processors. For efficient synchronization during parallel execution of loops, fuzzy barriers are provided. On-chip memory is organized into multiple banks in order to provide sufficient bandwidth for the processors. The RISC processors are based upon the Sun SPARC architecture.>
Rajiv Gupta 0001, Michael Epstein, Michael Whelan
SC3