Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hyeongjin Park

dblp:343/9198 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2023
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Security and privacy · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
1 paper
Hardware security and side channels · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 100%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware security and side channels
side-channel attack
0.712023
DevIOus: Device-Driven Side-Channel Attacks on the IOMMU · SP 2023
Hardware security and side channels › side-channel attack
timing side channel
0.712023
DevIOus: Device-Driven Side-Channel Attacks on the IOMMU · SP 2023
Hardware security and side channels › trusted execution environments
hardware isolation
0.212023
DevIOus: Device-Driven Side-Channel Attacks on the IOMMU · SP 2023
Hardware security and side channels
trusted execution environments
0.212023
DevIOus: Device-Driven Side-Channel Attacks on the IOMMU · SP 2023
Memory systems › memory management › virtual memory
address translation
0.212023
DevIOus: Device-Driven Side-Channel Attacks on the IOMMU · SP 2023

Methods — techniques the papers use, named apart from their topics

timing analysis · 1.3reverse engineering · 1.3DMA · 1.3
YearPublicationVenuePosition
2023 DevIOus: Device-Driven Side-Channel Attacks on the IOMMU
abstract
Modern computer systems take advantage of Input/Output Memory Management Unit (IOMMU) to protect memory from DMA attacks, or to achieve strong isolation in virtualization. Despite its promising benefits, the IOMMU could be a new source of security threats. Like the MMU, the IOMMU also has Translation Lookaside Buffer (TLB) named IOTLB, an address translation cache that keeps the recent translations. Accordingly, the IOTLB can be a target of a timing side-channel attack, revealing victim’s secret. In this paper, we present DevIOus, a novel device-driven side-channel attack exploiting the IOTLB. DevIOus employs DMA-capable PCIe devices, such as GPU and RDMA-enabled NIC (RNIC), to deliver the attack. Thus, our attack has no influence on CPU caches or TLB in a victim’s machine. Implementing DevIOus is not trivial as microarchitectural internals of the IOTLB of Intel processors are hidden. We overcome this by reverse-engineering the IOTLB and disclose its hidden architectural properties. Based on this, we construct two IOTLB-based timing attack primitives using a GPU and an RNIC. Then, we demonstrate practical attacks that target co-located VMs under hardware-assisted isolation, and remote machines connected over the RDMA network. We also discuss possible mitigations against the proposed side-channel attack.
Hyeongjin Park, Seokmin Lee, Seunghee Shin, Junbeom Hur, Young-joo Shin
SP2