Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hudson Gasvoda

dblp:348/0160 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
3since 2021 · last 2024
0000-0002-7590-0770ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Electronic design automation · 100%
Interdisciplinary, comprehensive, and emerging computing
1 paper
Bioinformatics and computational biology · 100%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test › design for testability
built-in self-test
1.422024
Late Breaking Results: Efficient Built-in Self-Test for Microfluidic Large-Scale Integration (mLSI) · DAC 2024
Integrated Test Module Design for Microfluidic Large-Scale Integration · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Electronic design automation
hardware verification and test
1.422024
Late Breaking Results: Efficient Built-in Self-Test for Microfluidic Large-Scale Integration (mLSI) · DAC 2024
Integrated Test Module Design for Microfluidic Large-Scale Integration · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Electronic design automation
microfluidic biochip design
0.812024
LaMUX: Optimized Logic-Gate-Enabled High-Performance Microfluidic Multiplexer Design · DAC 2024
Electronic design automation › hardware verification and test
test data volume reduction
0.812024
Late Breaking Results: Efficient Built-in Self-Test for Microfluidic Large-Scale Integration (mLSI) · DAC 2024
Electronic design automation › hardware test
defect detection
0.712023
Integrated Test Module Design for Microfluidic Large-Scale Integration · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023
Electronic design automation
logic synthesis
0.212024
LaMUX: Optimized Logic-Gate-Enabled High-Performance Microfluidic Multiplexer Design · DAC 2024
Bioinformatics and computational biology
lab-on-a-chip
0.212023
Integrated Test Module Design for Microfluidic Large-Scale Integration · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2023

Methods — techniques the papers use, named apart from their topics

integrated test module · 1.3BIST · 1.3mixed coding strategy · 0.8graph coloring · 0.8gate structure design · 0.8built-in self-test · 0.8
YearPublicationVenuePosition
2024 Late Breaking Results: Efficient Built-in Self-Test for Microfluidic Large-Scale Integration (mLSI)
abstract
Control channels on microfluidic large-scale integration (mLSI) chips are prone to blockage and leakage defects. In this work, we propose a built-in self-test (BIST) method that drastically improves the test efficiency. Given n to-be-tested control channels, we reduced the number of test patterns for blockage and leakage tests from [EQUATION] to 1, and from ⌈log2(n + 1)⌉ to ⌈log2(χ(G) + 1)⌉, respectively, where χ(G) denotes the vertex chromatic number of a graph G consisting of n vertices. We fabricated our design and demonstrated the feasibility and efficiency of our method.
Mengchu Li, Hanchen Gu, Yushen Zhang, Siyuan Liang 0002, Hudson Gasvoda, Rana Altay, Ismail Emre Araci, Tsun-Ming Tseng, Tsung-Yi Ho, Ulf Schlichtmann
DAC5
2024 LaMUX: Optimized Logic-Gate-Enabled High-Performance Microfluidic Multiplexer Design
abstract
After decades of development, flow-based microfluidic biochips have become an increasingly attractive platform for biochemical experiments. The fluid transportation and the on-chip device operation are controlled by microvalves, which are driven by external pneumatic controllers. To meet the increasingly complex experimental demands, the number of microvalves has significantly increased, making it necessary to adopt multiplexers (MUXes) for the actuation of microvalves. However, existing MUX designs have limited coding capacities, resulting in area overhead and excessive chip-to-world interface. This paper proposes a novel gate structure for modifying the current MUX architecture, along with a mixed coding strategy that achieves the maximum coding capacity within the modified MUX architecture. Additionally, an efficient synthesis tool for the mixed-coding-based MUXes (LaMUXes) is presented. Experimental results demonstrate that the LaMUX is exceptionally efficient, substantially reducing the usage of pneumatic controllers and microvalves compared to existing MUX designs.
Siyuan Liang 0002, Yushen Zhang, Rana Altay, Hudson Gasvoda, Mengchu Li, Ismail Emre Araci, Tsun-Ming Tseng, Ulf Schlichtmann, Tsung-Yi Ho
DAC4
2023 Integrated Test Module Design for Microfluidic Large-Scale Integration
abstract
Microfluidic large-scale integration (mLSI) is a promising lab-on-a-chip platform for high-throughput bio-applications. Due to the high integration scale and the small feature size, control channels on mLSI chips are prone to blockage and leakage defects, which may lead to faulty behavior of valves and erroneous experimental results. Thus, mLSI chips need to be tested before usage. Current mLSI-tests are mostly performed in a straightforward way by testing each valve individually, which is very time consuming and error prone. As the integration scale of mLSI chips keeps increasing, there is a pressing demand for more efficient test approaches. This work proposes the first built-in-self-test (BIST) method for mLSI with an integrated test module design. Instead of testing individual valves, the proposed method directly tests the control channels and thus greatly improves the test efficiency. Only${}({n}/{2})$and$\lceil \log _{2}(n+1)\rceil $test operations are required to test the blockage and leakage defects, respectively, of$n$control channels. The proposed test module consumes moderate area overhead and the test method is easy to operate. Neither specialized software nor external pressure sensors are required for carrying out the tests. Experiments show that our test approach is sensitive enough to detect defects that have a feature size as small as 10$\mu \text{m}$and that are several centimeters away from the test module.
Mengchu Li, Yushen Zhang, Ju Young Lee, Hudson Gasvoda, Ismail Emre Araci, Tsun-Ming Tseng, Ulf Schlichtmann
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.4