Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hanghang Wu

dblp:357/2944 · DBLP profile ↗
← Back
6ranked-venue papers
0as first author
6since 2021 · last 2026
0009-0000-1660-5571ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 since 2021Security and privacy · 2 · 2 since 2021Databases, data management, data science and information retrieval · 2 · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
4 papers
Privacy and data protection · 60% Cryptographic primitives and cryptanalysis · 34% Cryptographic protocols and secure computation · 7%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Hardware accelerators and domain-specific architectures · 92% Reconfigurable computing and FPGAs · 8%
Artificial intelligence
2 papers
Efficient and distributed learning · 100%

Topics — the 11 heaviest of 12, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Cryptographic primitives and cryptanalysis
homomorphic encryption
1.522025
SAFE: A Scalable Homomorphic Encryption Accelerator for Vertical Federated Learning · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2025
CHAM: A Customized Homomorphic Encryption Accelerator for Fast Matrix-Vector Product · DAC 2023
Hardware accelerators and domain-specific architectures › cryptographic accelerator
homomorphic encryption accelerator
1.522025
SAFE: A Scalable Homomorphic Encryption Accelerator for Vertical Federated Learning · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2025
CHAM: A Customized Homomorphic Encryption Accelerator for Fast Matrix-Vector Product · DAC 2023
Machine learning › Efficient and distributed learning
federated learning
1.122025
RAFLS: RDP-Based Adaptive Federated Learning With Shuffle Model · IEEE Trans. Dependable Secur. Comput. 2025
SAFE: A Scalable Homomorphic Encryption Accelerator for Vertical Federated Learning · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2025
Privacy and data protection
privacy-preserving machine learning
1.012026
ZKSL: Verifiable and Efficient Split Federated Learning via Asynchronous Zero-Knowledge Proofs · NDSS 2026
Machine learning › Efficient and distributed learning › federated learning › privacy-preserving federated learning
differentially private federated learning
0.912025
RAFLS: RDP-Based Adaptive Federated Learning With Shuffle Model · IEEE Trans. Dependable Secur. Comput. 2025
Privacy and data protection
differential privacy
0.912025
RAFLS: RDP-Based Adaptive Federated Learning With Shuffle Model · IEEE Trans. Dependable Secur. Comput. 2025
Privacy and data protection › differential privacy
local differential privacy
0.912025
RAFLS: RDP-Based Adaptive Federated Learning With Shuffle Model · IEEE Trans. Dependable Secur. Comput. 2025
Hardware accelerators and domain-specific architectures
cryptographic accelerator
0.712023
CHAM: A Customized Homomorphic Encryption Accelerator for Fast Matrix-Vector Product · DAC 2023
Cryptographic protocols and secure computation › proof systems
zero-knowledge proofs
0.312026
ZKSL: Verifiable and Efficient Split Federated Learning via Asynchronous Zero-Knowledge Proofs · NDSS 2026
Machine learning › Efficient and distributed learning › federated learning › federated learning architecture
vertical federated learning
0.312025
SAFE: A Scalable Homomorphic Encryption Accelerator for Vertical Federated Learning · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2025
Reconfigurable computing and FPGAs
FPGA accelerator
0.212023
CHAM: A Customized Homomorphic Encryption Accelerator for Fast Matrix-Vector Product · DAC 2023

Methods — techniques the papers use, named apart from their topics

spatial and temporal parallelization · 2.6coefficient-wise encoding · 2.6shuffle model · 1.7secure aggregation · 1.7number theoretic transform · 1.7adaptive noise injection · 1.7zero-knowledge proofs · 1.0asynchronous aggregation · 1.0number-theoretic transform · 0.9
YearPublicationVenuePosition
2026 A Set-Theoretic Approach to Detecting Logic Bugs in DBMS Inner Join Optimizations
abstract
The query optimizer is a fundamental component of database management systems that determines the most efficient execution strategy for a given query by evaluating alternative query plans. Among its tasks, join optimization plays a central role, as the order of joins in multi-table queries can significantly affect execution performance. However, due to the inherent complexity of join optimization, logical bugs are inevitable and often difficult to detect. While existing fuzzing tools have shown notable success in uncovering crash- and performance-related errors, effectively identifying logical bugs -- cases in which the system produces incorrect query results -- remains largely unresolved. In this paper, we propose a metamorphic testing approach to detect DBMS bugs related to INNER JOIN optimization through the lens of set theory. For each testing case, equivalent queries are generated based on a basic set operation -- intersection -- and three semantics-preserving transformation rules, i.e., symmetric join transformation, asymmetric difference transformation, and symmetric difference transformation, are introduced. These rules rewrite a simple NATURAL/INNER JOIN query into a more complex, yet semantically equivalent, form. We implement this design in JoinEquiv, which serves as a testing oracle to systematically uncover logical inconsistencies in DBMS query processing by comparing the results of original and transformed queries. Using JoinEquiv, we uncovered 29 previously unknown issues in mainstream DBMSs (MySQL, TiDB, DuckDB, and Percona), and 27 of them were officially confirmed. JoinEquiv reveals deep logical flaws in DBMS optimizers and executors, underscoring its value in enhancing DBMS robustness.
Ce Lyu, Changzheng Wei, Yanhao Wang 0001, Jie Liang 0006, Hanghang Wu, Minghao Zhao 0001, Ying Yan 0002, Aoying Zhou
ICDE6
2026 Zero-Knowledge Verifiable Graph Query Evaluation via Expansion-Centric Operator Decomposition
abstract
This paper investigates the feasibility of achieving zero-knowledge verifiability for graph databases, enabling database owners to cryptographically prove the query execution correctness without disclosing the underlying data. Although similar capabilities have been explored for relational databases, their implementation for graph databases presents unique challenges. This is mainly attributed to the relatively large complexity of queries in graph databases. When translating graph queries into arithmetic circuits, the circuit scale can be too large to be practically evaluated. To address this issue, we propose to break down graph queries into more fine-grained, primitive operators, enabling a step-by-step evaluation through smaller-scale circuits. Accordingly, the verification with ZKP circuits of complex graph queries can be decomposed into a series of composable cryptographic primitives, each designed to verify a fundamental structural property such as path ordering or edge directionality. Especially, having noticed that the graph expansion (i.e., traversing from nodes to their neighbors along edges) operation serves as the backbone of graph query evaluation, we design the expansion centric operator decomposition. In addition to constructing circuits for the expansion primitives, we also design specialized ZKP circuits for the various attributes that augment this traversal. The circuits are meticulously designed to take advantage of PLONKish arithmetization. By integrating these optimized circuits, we implement ZKGraph, a system that provides verifiable query processing while preserving data privacy. Performance evaluation indicates that ZKGraph significantly outperforms naive in circuit implementations of graph operators, achieving substantial improvements in both runtime and memory consumption.
Changzheng Wei, Yanhao Wang 0001, Yilong Leng, Shiyu He, Minghao Zhao 0001, Hanghang Wu, Ying Yan 0002, Aoying Zhou
ICDE8
2026 ZKSL: Verifiable and Efficient Split Federated Learning via Asynchronous Zero-Knowledge Proofs
Yixiao Zheng, Changzheng Wei, Xiaodong Qi, Hanghang Wu, Tianmin Song, Ying Yan 0002, Yanqing Yang, Zhao Zhang 0009, Cheqing Jin, Aoying Zhou
NDSS4
2025 SAFE: A Scalable Homomorphic Encryption Accelerator for Vertical Federated Learning
abstract
Privacy preservation has become a critical concern for governments, hospitals, and large corporations. Homomorphic encryption (HE) enables a ciphertext-based computation paradigm with strong security guarantees. In emerging cross-agency data cooperation scenarios like vertical federated learning (VFL), HE protects the data interaction from exposure to counterparts. However, computation on ciphertext has significant performance challenges due to increased data size and substantial overhead. Related work has been proposed to accelerate HE using parallel hardware, such as GPUs, FPGAs, and ASICs. However, many existing hardware accelerators target specific HE operations, such as number theoretic transform (NTT) and key switching, providing limited performance improvement for end-to-end applications. Others support bootstrapping, which requires quite a large ASIC design. To better support existing VFL training applications, we propose SAFE, an HE accelerator for scalable homomorphic matrix-vector products (HMVPs), which is the performance bottleneck. SAFE adopts a coefficient-wise encoded HMVP algorithm, despite a vanilla mode, we further explore the compressed and concatenated modes, which can fully utilize the polynomial encoding slots. The proposed hardware architecture, customized for HMVP dataflow, supports spatial and temporal parallelization of function units. The most costly polynomial function, NTT, is implemented with a low-area constant geometry unit which improves efficiency by$2.43\times $. SAFE is implemented as a CPU-FPGA heterogeneous acceleration system, unleashing the multithread potential. The evaluation demonstrates an up to$36\times $speed-up in end-to-end federated logistic regression training.
Yanheng Lu, Xuanle Ren, Ruiguang Zhong, Jiansong Zhang 0001, Hanghang Wu, Xiaofu Zheng, Tingqiang Chu, Cheng Hong 0001, Changzheng Wei, Dimin Niu, Yuan Xie 0001
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.9
2025 RAFLS: RDP-Based Adaptive Federated Learning With Shuffle Model
abstract
Federated Learning (FL) realizes distributed machine learning training via sharing model updates rather than raw data, thus ensuring data privacy. However, an attacker may infer the client's local original data from the model parameter so that original data leakage can be caused. While Differential Privacy (DP) is designed to address data leakage issues in FL, injecting noises during training reduces model accuracy. To minimize the negative impact caused by noises on model accuracy while considering privacy protections, in this article we propose an adaptive FL model, entitledRDP-basedAdaptiveFederatedLearning inShuffle model (RAFLS). To ensure the dataset privacy of clients, we inject adaptive noises into the client's local model by leveraging the adaptive layer-wise adaptive sensitivity of the local model. Our approach shuffles all local model parameters in order to address privacy explosion concerns caused by high-dimensional aggregation and multiple iterations. We further propose a fine-grained model weight aggregation scheme to aggregate all local models and obtain a global model. Our experiment evaluations demonstrate the proposed RAFLS has a better performance than the state-of-the-art methods in reducing noise's impact on model accuracy while protecting data, i.e., showing that the accuracy of RAFLS increases by 1.54% than that of the baseline scheme when$\epsilon = 2.0$and FashionMNIST under IID setting.
Shuo Wang 0026, Keke Gai, Jing Yu 0007, Liehuang Zhu, Hanghang Wu, Changzheng Wei, Ying Yan 0002, Hui Zhang 0002, Kim-Kwang Raymond Choo
IEEE Trans. Dependable Secur. Comput.5
2023 CHAM: A Customized Homomorphic Encryption Accelerator for Fast Matrix-Vector Product
abstract
Homomorphic encryption (HE) is a promising technique for privacy-preserving computing because it allows computation on encrypted data without decryption. HE, however, suffers from poor performance due to enlarged data size and exploded amount of computation. Related work has been proposed to accelerate HE using GPUs, FPGAs, and ASICs. The existing work, however, aims at specific HE schemes and fails to consider the fast-evolving algorithms. For example, HE algorithms that combine different HE schemes have demonstrated capability of supporting more types of HE operations and ciphertexts. Moreover, some existing hardware accelerators target small HE operations (such as number theoretic transform and key-switch), which however provides limited or even neglected performance improvement for end-to-end applications. To better support existing privacy-preserving applications (e.g., logistic regression and neural network inference), we propose CHAM, an HE accelerator, for high-performance matrix-vector product, which can be easily extended to 2-D and 3-D convolutions. Motivated by the evolution of algorithms, CHAM supports not only traditional HE operations, but also different types of ciphertexts and the conversion between them. We implement CHAM with Xilinx FPGAs. The evaluation demonstrates 1800× speed-up for matrix-vector product, 36× speed-up for logistic regression, and 144× speed-up for Beaver triple generation compared to the existing work.
Xuanle Ren, Yanheng Lu, Ruiguang Zhong, Jiansong Zhang 0001, Hanghang Wu, Xiaofu Zheng, Tingqiang Chu, Cheng Hong 0001, Changzheng Wei, Dimin Niu, Yuan Xie 0001
DAC9