Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jiani Gu

dblp:364/1964 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2025
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 50% Memory systems · 50%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › non-volatile memory
ferroelectric memory
0.912025
An AND-type 1T-FeFET array with robust write and read operations · Sci. China Inf. Sci. 2025
Integrated circuit design
memory circuit design
0.912025
An AND-type 1T-FeFET array with robust write and read operations · Sci. China Inf. Sci. 2025
YearPublicationVenuePosition
2025 An AND-type 1T-FeFET array with robust write and read operations
Haoji Qian, Jiani Gu, Gaobo Lin, Rongzong Shen, Xinda Song, Yian Ding, Minglei Ma, Gaobo Xu, Huaxiang Yin, Chengji Jin, Genquan Han
Sci. China Inf. Sci.5