Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

R. Eskenazi

dblp:37/1111 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1979
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 1 · 1 first-authorSoftware engineering, systems software and programming languages · 1 · 1 first-authorGraphics, computer vision, multimedia, augmented reality and games · 1 · 1 first-authorApplied, interdisciplinary, general and emerging computing · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer graphics and multimedia
1 paper
Computational photography and imaging · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Computational photography and imaging › image acquisition
image digitization
0.011977
A Random Access Picture Digitizer, Display, and Memory System · IJCAI 1977
Memory systems
random-access memory
0.011977
A Random Access Picture Digitizer, Display, and Memory System · IJCAI 1977
YearPublicationVenuePosition
1979 Low-level processing for real-time image analysis
abstract
This paper describes a system that detects object outlines in television images in real-time. A high-speed pipeline processor transforms the raw image into an edge map and a microprocessor, which is integrated into the system, clusters the edges and represents them as chain codes. Image statistics, useful for higher level tasks such as pattern recognition, are computed by the micro processor. Peak intensity and peak gradient values are extracted within a programmable window and are used for iris and focus control. The algorithms implemented in hardware and the pipeline processor architecture are described. The strategy for partitioning functions in the pipeline was chosen to make the implementation modular. The microprocessor interface allows flexible and adaptive control of the feature extraction process.
R. Eskenazi, J. M. Wilf
COMPSAC1
1977 A Random Access Picture Digitizer, Display, and Memory System
R. Eskenazi, R. Cunningham
IJCAI1