Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jiedong Wang

dblp:401/4451 · DBLP profile ↗
← Back
3ranked-venue papers
1as first author
3since 2021 · last 2025
0009-0007-1347-2014ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 2 · 1 first-author · 2 since 2021Graphics, computer vision, multimedia, augmented reality and games · 2 · 1 first-author · 2 since 2021Systems, architecture and hardware · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Artificial intelligence
2 papers
Representation and self-supervised learning · 65% Learning paradigms · 22% Generative modeling · 13%

Topics — the 5 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Machine learning › Representation and self-supervised learning › multi-view learning
multi-view representation learning
1.722025
Learning Robust Multi-view Representation Using Dual-masked VAEs · IJCAI 2025
Disentangling Multi-view Representations via Curriculum Learning with Learnable Prior · IJCAI 2025
Machine learning › Learning paradigms
curriculum learning
0.912025
Disentangling Multi-view Representations via Curriculum Learning with Learnable Prior · IJCAI 2025
Machine learning › Representation and self-supervised learning › representation learning
disentangled representation learning
0.912025
Disentangling Multi-view Representations via Curriculum Learning with Learnable Prior · IJCAI 2025
Machine learning › Generative modeling › variational autoencoder
masked variational autoencoder
0.312025
Learning Robust Multi-view Representation Using Dual-masked VAEs · IJCAI 2025
Machine learning › Generative modeling
variational autoencoder
0.312025
Learning Robust Multi-view Representation Using Dual-masked VAEs · IJCAI 2025

Methods — techniques the papers use, named apart from their topics

mixture of experts · 1.7variational autoencoder · 0.9representation disentangling · 0.9learnable prior · 0.9dual-masked prediction · 0.9
YearPublicationVenuePosition
2025 Disentangling Multi-view Representations via Curriculum Learning with Learnable Prior
abstract
Multi-view representation learning methods typically follow a consistent-and-specific pipeline that aims at extracting latent representations for an entity from its multiple observable views to facilitate downstream tasks. However, most of them overlook the complex underlying correlation between different views. To solve this issue, we delve into a well-known property of neural networks (NNs) that NNs tend to learn simple patterns first and then hard ones. In our case, view-consistent representations are simple patterns and view-specific representations are hard. To this end, we propose to disentangle view-consistency and view-specificity and learn them gradually. Specifically, we devise a novel curriculum learning approach that adjusts the whole model to learn view-consistent representations first and then progressively view-specific representations. Besides, we saddle each view with a learnable prior that allows each view-specific representation to appropriate its distribution. Moreover, we incorporate a mixture-of-experts layer and a disentangling module to further enhance the quality of the learned representations. Extensive experiments on five real-world datasets show that the proposed model outperforms its counterparts markedly. The code is available at https://github.com/XLearning-SCU/2025-IJCAI-CL2P.
Jiedong Wang, Xi Peng 0001, Peng Hu 0002
IJCAI2
2025 Learning Robust Multi-view Representation Using Dual-masked VAEs
abstract
Most existing multi-view representation learning methods assume view-completeness and noise-free data. However, such assumptions are strong in real-world applications. Despite advances in methods tailored to view-missing or noise problems individually, a one-size-fits-all approach that concurrently addresses both remains unavailable. To this end, we propose a holistic method, called Dual-masked Variational Autoencoders (DualVAE), which aims at learning robust multi-view representation. The DualVAE exhibits an innovative amalgamation of dual-masked prediction, mixture-of-experts learning, representation disentangling, and a joint loss function in wrapping up all components. The key novelty lies in the dual-masked (view-mask and patch-mask) mechanism to mimic missing views and noisy data. Extensive experiments on four multi-view datasets show the effectiveness of the proposed method and its superior performance in comparison to baselines. The code is available at https://github.com/XLearning-SCU/2025-IJCAI-DualVAE.
Jiedong Wang, Peng Hu 0002, Xi Peng 0001
IJCAI1
2025 Reconfigurable 10T SRAM for Energy-Efficient CAM Operation and In-Memory Computing
abstract
The limitations of the von Neumann architecture in terms of power consumption and throughput are increasingly evident. In-memory computing is a promising computing paradigm to alleviate this limitation. This article proposes a high-speed and low-power 10T compute-static random-access memory (CSRAM) capable of conducting rowwise search operations and executing in-memory logic functions efficiently. A self-suppressed discharge scheme is implemented to curtail the power consumption of the search operation by reducing the discharge swing of the match lines (MLs). The rowwise search scheme avoids vertical data storage, enhancing the compatibility between different operation modes. The proposed 10T SRAM architecture addresses the issue of sneak currents effectively when multiple lines are activated. Additionally, decoupled read ports eliminate compute access disturbance. To validate the design, a 4Kb array is designed with a 40-nm CMOS technology. At a supply voltage (VDD) of 1.1 V, the in-memory logic operations are capable of operating at a frequency of 752 MHz, consuming 29.2 fJ/bit. In binary content-addressable memory (BCAM) search mode, the minimum energy consumption of 0.51 fJ/bit occurs at 0.8 V and 120 MHz.
Zhang Zhang 0004, Zhihao Chen 0008, Jiedong Wang, Guangjun Xie
IEEE Trans. Very Large Scale Integr. Syst.3