Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

E. Ezgi Yücel

dblp:407/9298 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
2since 2021 · last 2025
0009-0000-0460-8230ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 since 2021Software engineering, systems software and programming languages · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Memory systems · 50% Hardware accelerators and domain-specific architectures · 50%
Artificial intelligence
2 papers
Language models and text generation · 100%
Databases, data mining, and information retrieval
1 paper
Information retrieval · 100%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
processing-in-memory
1.722025
LongSight: Compute-Enabled Memory to Accelerate Large-Context LLMs via Sparse Attention · MICRO 2025
DReX: Accurate and Scalable Dense Retrieval Acceleration via Algorithmic-Hardware Codesign · ISCA 2025
Hardware accelerators and domain-specific architectures
algorithm-hardware co-design
0.912025
DReX: Accurate and Scalable Dense Retrieval Acceleration via Algorithmic-Hardware Codesign · ISCA 2025
Hardware accelerators and domain-specific architectures
machine learning accelerator
0.912025
LongSight: Compute-Enabled Memory to Accelerate Large-Context LLMs via Sparse Attention · MICRO 2025
Natural language and speech › Language models and text generation
large language model inference
0.312025
LongSight: Compute-Enabled Memory to Accelerate Large-Context LLMs via Sparse Attention · MICRO 2025
Natural language and speech › Language models and text generation
retrieval-augmented generation
0.312025
DReX: Accurate and Scalable Dense Retrieval Acceleration via Algorithmic-Hardware Codesign · ISCA 2025
Information retrieval › similarity search › nearest neighbor search
approximate nearest neighbor search
0.312025
DReX: Accurate and Scalable Dense Retrieval Acceleration via Algorithmic-Hardware Codesign · ISCA 2025
Information retrieval › retrieval models › neural retrieval
dense retrieval
0.312025
DReX: Accurate and Scalable Dense Retrieval Acceleration via Algorithmic-Hardware Codesign · ISCA 2025

Methods — techniques the papers use, named apart from their topics

near-memory accelerator · 2.6in-DRAM early filtering · 2.6sparse attention · 1.7
YearPublicationVenuePosition
2025 DReX: Accurate and Scalable Dense Retrieval Acceleration via Algorithmic-Hardware Codesign
abstract
Retrieval-augmented generation (RAG) supplements large language models (LLM) with information retrieval to ensure up-to-date, accurate, factually grounded, and contextually relevant outputs.RAG implementations often employ dense retrieval methods and approximate k-nearest neighbor search (ANNS).Unfortunately, ANNS is inherently dataset-specific and prone to low recall, potentially leading to inaccuracies when irrelevant or incomplete context is passed to the LLM.Furthermore, sending numerous imprecise documents to the LLM for generation can significantly degrade performance compared to processing a smaller set of accurate documents.We propose DReX, a dataset-agnostic, accurate, and scalable Dense Retrieval Acceleration scheme enabled through a novel algorithmic-hardware co-design.We leverage in-DRAM logic to enable early filtering of embedding vectors far from the query vector.An outside-DRAM near-memory accelerator then performs exact nearest neighbor searches on the remaining filtered embeddings.This resulting design minimizes off-chip data movement and ensures precise and efficient retrieval, laying the foundation for robust and performant RAG systems that are broadly applicable.Our evaluation shows that DReX delivers a 6.2-7× reduction in time-to-first-token for a representative RAG application over a state-of-the-art mechanism while incurring reasonable area and power overheads in the memory subsystem.
Derrick Quinn, E. Ezgi Yücel, Martin Prammer, Zhenxing Fan, Kevin Skadron, Jignesh M. Patel, José F. Martínez, Mohammad Alian
ISCA2
2025 LongSight: Compute-Enabled Memory to Accelerate Large-Context LLMs via Sparse Attention
Derrick Quinn, E. Ezgi Yücel, Jinkwon Kim, José F. Martínez, Mohammad Alian
MICRO2