Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

J. C. McEntegart

dblp:44/359 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1989
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 81% Electronic design automation · 19%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design
analog and mixed-signal circuits
0.011989
FACET: A CAE System for RF Analogue Simulation Including Layout · DAC 1989
Integrated circuit design › variation-aware design
layout-dependent effects
0.011989
FACET: A CAE System for RF Analogue Simulation Including Layout · DAC 1989
Electronic design automation
physical design
0.011989
FACET: A CAE System for RF Analogue Simulation Including Layout · DAC 1989

Methods — techniques the papers use, named apart from their topics

parasitic electromagnetic coupling analysis · 0.0circuit analysis · 0.0
YearPublicationVenuePosition
1989 FACET: A CAE System for RF Analogue Simulation Including Layout
abstract
FACET, a CAE system for RF analoque simulation is described. Layout-dependent effects such as parasitic electromagnetic coupling are included. The method of analysis provides accurate electrical modelling of multilayer PCB structures with a large number of arbitrarily-orientated tracks and printed components, without excessive demands on CPU and memory. This is achieved by building in knowledge of the frequencies of interest and the expected charge and current distributions. FACET is linked automatically to a layout CAD system and a circuit analysis package.
R. F. Milsom, K. J. Scott, S. G. Clark, J. C. McEntegart, F. N. Soper
DAC4