Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

Shiji Ke

dblp:440/7788 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
1since 2021 · last 2026
0009-0007-5833-837XORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 38% Hardware accelerators and domain-specific architectures · 38% Energy-efficient computing · 23%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware accelerators and domain-specific architectures › machine learning accelerator
DNN inference accelerator
1.012026
Thermal-Aware Scheduling for DNN Inference on 3D Logic-to-DRAM Process-Near-Memory Architecture · HPDC 2026
Memory systems
processing-in-memory
1.012026
Thermal-Aware Scheduling for DNN Inference on 3D Logic-to-DRAM Process-Near-Memory Architecture · HPDC 2026
Energy-efficient computing › thermal management
thermal-aware scheduling
0.312026
Thermal-Aware Scheduling for DNN Inference on 3D Logic-to-DRAM Process-Near-Memory Architecture · HPDC 2026
Energy-efficient computing
thermal management
0.312026
Thermal-Aware Scheduling for DNN Inference on 3D Logic-to-DRAM Process-Near-Memory Architecture · HPDC 2026

Methods — techniques the papers use, named apart from their topics

thermal-aware scheduling · 1.0
YearPublicationVenuePosition
2026 Thermal-Aware Scheduling for DNN Inference on 3D Logic-to-DRAM Process-Near-Memory Architecture
Shiji Ke, Conghui Li, Mengke Ge, Song Chen 0001, Yi Kang
HPDC1