Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Venkat V. Venkataraman

dblp:49/1014 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1986
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design
layout automation
0.011986
GEMS: an automatic layout tool for MIMOLA schematics · DAC 1986
Electronic design automation
physical design
0.011986
GEMS: an automatic layout tool for MIMOLA schematics · DAC 1986
Electronic design automation
high-level synthesis
0.011986
GEMS: an automatic layout tool for MIMOLA schematics · DAC 1986

Methods — techniques the papers use, named apart from their topics

placement and routing algorithms · 0.0partitioning heuristics · 0.0
YearPublicationVenuePosition
1986 GEMS: an automatic layout tool for MIMOLA schematics
abstract
The features of a graphics editor for MIMOLA schematics (GEMS) and its use in the MIMOLA design process are discussed. The MIMOLA Software System (MSS) is a collection of tools for performing digital design synthesis. A key element in the MIMOLA design methodology is the role the designer plays in guiding the synthesis process. The graphics editor facilitates easy designer interaction. Some heuristics for displaying schematics in a form that is esthetically pleasing are presented. Algorithms for automatic partitioning, placement and routing of schematics are then described. Finally, the implementation features of the graphics tool are discussed and future plans for enhancing its capabilities are outlined.
Venkat V. Venkataraman, Craig D. Wilcox
DAC1