Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Nobuo Wakatsuki

dblp:49/10972 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 1978
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Electronic design automation · 93% Integrated circuit design · 7%

Topics — the 4 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
hardware verification and test
0.031978
Automatic System Level Test Generation and Fault Location for Large Digital Systems · DAC 1978
Automatic test generation for large digital circuits · DAC 1977
Test generation systems in Japan · DAC 1975
Electronic design automation › hardware verification and test
test generation
0.031978
Automatic System Level Test Generation and Fault Location for Large Digital Systems · DAC 1978
Automatic test generation for large digital circuits · DAC 1977
Test generation systems in Japan · DAC 1975
Electronic design automation › hardware test
fault localization
0.011978
Automatic System Level Test Generation and Fault Location for Large Digital Systems · DAC 1978
Electronic design automation › hardware verification and test › test generation › high-level test generation
system-level test generation
0.011978
Automatic System Level Test Generation and Fault Location for Large Digital Systems · DAC 1978
YearPublicationVenuePosition
1978 Automatic System Level Test Generation and Fault Location for Large Digital Systems
Akihiko Yamada, Nobuo Wakatsuki, T. Fukui, Shigehiro Funatsu
DAC2
1977 Automatic test generation for large digital circuits
Akihiko Yamada, Nobuo Wakatsuki, Hideo Shibano, Osamu Itoh, Kyoji Tomita, Shigehiro Funatsu
DAC2
1975 Test generation systems in Japan
Shigehiro Funatsu, Nobuo Wakatsuki, Toshihiro Arima
DAC2