Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

M. Waleed Shinwari

dblp:51/8301 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2010
0009-0003-7817-4326ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 87% Processor architecture and microarchitecture · 13%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › digital circuit design
arithmetic circuit design
0.112010
High-Radix Multiplier-Dividers: Theory, Design, and Hardware · IEEE Trans. Computers 2010
Integrated circuit design
digital circuit design
0.112010
High-Radix Multiplier-Dividers: Theory, Design, and Hardware · IEEE Trans. Computers 2010
Processor architecture and microarchitecture › arithmetic unit
arithmetic logic unit
0.012010
High-Radix Multiplier-Dividers: Theory, Design, and Hardware · IEEE Trans. Computers 2010

Methods — techniques the papers use, named apart from their topics

recurrence relation · 0.1quotient digit selection · 0.1high-radix division · 0.1
YearPublicationVenuePosition
2010 High-Radix Multiplier-Dividers: Theory, Design, and Hardware
abstract
This paper describes the theory and design of digital high-radix multiplier-dividers (Patent Pending). The theory of high-radix division is extended to high-radix multiplier-dividers that can perform fused multiplication and division operations using a single recurrence relation. With the fused implementation of multiplication and division, the two operations can be executed using a single instruction, implying only a single rounding operation. The recurrence relation is described, the quotient digit selection function derived, and important design parameters together with their optimal values and relations are defined. Efficient design procedure and implementation hardware are described and important system parameter values for various radix systems computed. Compared to pure dividers, the multiplier-divider requires a slightly more complex data path and quotient digit selection function.
Alaaeldin Amin, M. Waleed Shinwari
IEEE Trans. Computers2