Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Nikola L. Celanovic

dblp:54/10948 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 2013
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 2Artificial intelligence and machine learning · 1Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Embedded and real-time systems · 50% Integrated circuit design · 25% Processor architecture and microarchitecture · 25%
Artificial intelligence
1 paper
Robot manipulation · 77% Motion planning and robot control · 23%
Interdisciplinary, comprehensive, and emerging computing
1 paper
Energy systems and smart grids · 100%

Topics — the 9 heaviest of 9, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Embedded and real-time systems
cyber-physical system platforms
0.112011
Time-Predictable Computer Architecture for Cyber-Physical Systems: Digital Emulation of Power Electronics Systems · RTSS 2011
Processor architecture and microarchitecture › multicore design
heterogeneous multicore
0.112011
Time-Predictable Computer Architecture for Cyber-Physical Systems: Digital Emulation of Power Electronics Systems · RTSS 2011
Integrated circuit design
power electronics
0.112011
Time-Predictable Computer Architecture for Cyber-Physical Systems: Digital Emulation of Power Electronics Systems · RTSS 2011
Embedded and real-time systems
real-time emulation
0.112011
Time-Predictable Computer Architecture for Cyber-Physical Systems: Digital Emulation of Power Electronics Systems · RTSS 2011
Energy systems and smart grids
power electronics
0.012011
Time-Predictable Computer Architecture for Cyber-Physical Systems: Digital Emulation of Power Electronics Systems · RTSS 2011
Robotics › Robot manipulation › robot design › robot mechanism design
piezoelectric stack actuators
0.011996
Behavioral implications of piezoelectric stack actuators for control of micromanipulation · ICRA 1996
Robotics › Robot manipulation › robot actuation
robot actuator
0.011996
Behavioral implications of piezoelectric stack actuators for control of micromanipulation · ICRA 1996
Robotics › Motion planning and robot control › robot control › compliant motion control
hybrid position/force control
0.011996
Behavioral implications of piezoelectric stack actuators for control of micromanipulation · ICRA 1996
Robotics › Motion planning and robot control
robot control
0.011996
Behavioral implications of piezoelectric stack actuators for control of micromanipulation · ICRA 1996

Methods — techniques the papers use, named apart from their topics

hardware emulation · 0.2circuit compilation · 0.2lumped-parameter modeling · 0.0generalized maxwell resistive capacitor · 0.0
YearPublicationVenuePosition
2013 Development of High-Reliability EV and HEV IM Propulsion Drive With Ultra-Low Latency HIL Environment
abstract
This paper proposes an improved and robust method of minimizing the error in propulsion-drive line-currents that are reconstructed from a single dc-link current measurement. The proposed algorithm extends and then shortens the relevant phase pulse-widths in order to provide optimal sampling of the dc-link currents in two consecutive pulsewidth modulation (PWM) periods. The proposed PWM pattern control enables an improved sampling method which cancels offset jitter-like waveform errors present in all three reconstructed line-currents, which is due to a specific combination of nonsimultaneously sampled dc-link current and line-current PWM ripple. The improvement in induction motor drive accuracy using a single current-sensor and no shaft sensor (as proposed in this paper), over that of conventional methods, is shown. Thanks to an ultra-low latency hardware-in-the loop (HIL) emulator, the proposed algorithm, its implementation on a DSP processor, code optimization and “laboratory” testing were all merged into one development step. In order to perform final tests of the proposed current-reconstruction algorithm and to verify the usefulness of the developed HIL platform by means of comparison, experimental results obtained on a real hardware setup are provided.
Evgenije M. Adzic, Milan S. Adzic, Vladimir A. Katic, Darko P. Marcetic, Nikola L. Celanovic
IEEE Trans. Ind. Informatics5
2011 Time-Predictable Computer Architecture for Cyber-Physical Systems: Digital Emulation of Power Electronics Systems
abstract
The smart grid concept is a good example of a complex cyber-physical system (CPS) that exhibits intricate interplay between control, sensing, and communication infrastructure on one side, and power processing and actuation on the other side. The more extensive use of computation, sensing, and communication, tightly coupled with power processing, calls for a fundamental reassessment of some of the prevailing paradigms in the real-time control and communication abstractions. Today these abstractions are mostly thought of as embedded systems, and the overall framework needs to be reformed in order to fully realize the potential of the emerging field of cyber-physical systems. This paper details the design and application of a new ultrahigh speed real-time emulation platform for Hardware-in-the-Loop (HiL) testing and design of high-power power electronics systems. Our real-time hardware emulation for HiL systems is based on a reconfigurable, heterogeneous, multicore processor architecture that emulates power electronics, and includes a circuit compiler that translates graphic system models into processor executable machine code. We present the hardware architecture, and describe the process of power electronic circuit compilation. This approach yields real-time execution on the order of 1μs simulation time step (including input/output latency) for a broad class of power electronics converters. To the best of our knowledge, no current academic or industrial HiL system has such a fast emulation response time. We present HiL experimental results for three representative systems: a variable speed induction motor drive, a utility grid connected photovoltaic converter system, and a hybrid electric vehicle motor drive.
Michel A. Kinsy, Omer Khan, Ivan Celanovic, Dusan Majstorovic, Nikola L. Celanovic, Srini Devadas
RTSS5
1996 Behavioral implications of piezoelectric stack actuators for control of micromanipulation
abstract
A lumped-parameter model of a piezoelectric stack actuator has been developed to describe actuator behavior for purposes of control system analysis and design, and in particular for microrobotic applications requiring accurate position and/or force control. In addition to describing the input-output dynamic behavior, the proposed model explains aspects of non-intuitive behavioral phenomena evinced by piezoelectric actuators, such as the input-output rate-independent hysteresis and the change in mechanical stiffness that results from altering electrical load. The authors incorporate a generalized Maxwell resistive capacitor as a lumped parameter causal representation of rate-independent hysteresis. Model formulation is validated by comparing results of numerical simulations to experimental data.
Michael Goldfarb, Nikola L. Celanovic
ICRA2