Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jung-Wook Cho

dblp:61/6920 · DBLP profile ↗
← Back
4ranked-venue papers
4as first author
0since 2021 · last 2000
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 4 · 4 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware accelerators and domain-specific architectures · 100%
Artificial intelligence
1 paper
Deep learning architectures and training · 100%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware accelerators and domain-specific architectures › neural network hardware
on-chip learning
0.011998
Active Noise Canceling Using Analog Neuro-Chip with On-Chip Learning Capability · NIPS 1998
Machine learning › Deep learning architectures and training
neural network hardware
0.011998
Active Noise Canceling Using Analog Neuro-Chip with On-Chip Learning Capability · NIPS 1998

Methods — techniques the papers use, named apart from their topics

analog computing · 0.0active noise canceling · 0.0
YearPublicationVenuePosition
2000 Analog on-chip-learning for active noise canceling
Jung-Wook Cho, Soo-Young Lee
Neurocomputing1
1998 Analog Neuro-Chips with On-Chip Learning Capability for Active Noise Canceling
Jung-Wook Cho, Soo-Young Lee
ICONIP1
1998 Active Noise Canceling Using Analog Neuro-Chip with On-Chip Learning Capability
Jung-Wook Cho, Soo-Young Lee
NIPS1
1996 Modular Neuro-Chip with On-Chip Learning and Adjustable Learning Parameters
Jung-Wook Cho
Neural Process. Lett.1