Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Mario Kicherer

dblp:64/607 · DBLP profile ↗
← Back
3ranked-venue papers
3as first author
0since 2021 · last 2015
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Parallel and multicore computing · 39% High-performance computing · 30% Hardware accelerators and domain-specific architectures · 30%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware accelerators and domain-specific architectures › accelerator orchestration
accelerator selection
0.112012
Seamlessly portable applications: Managing the diversity of modern heterogeneous systems · ACM Trans. Archit. Code Optim. 2012
High-performance computing
application portability
0.112012
Seamlessly portable applications: Managing the diversity of modern heterogeneous systems · ACM Trans. Archit. Code Optim. 2012
Parallel and multicore computing
parallel programming runtimes
0.112012
Seamlessly portable applications: Managing the diversity of modern heterogeneous systems · ACM Trans. Archit. Code Optim. 2012
Parallel and multicore computing › parallel programming models › message passing
MPI applications
0.012012
Seamlessly portable applications: Managing the diversity of modern heterogeneous systems · ACM Trans. Archit. Code Optim. 2012

Methods — techniques the papers use, named apart from their topics

online-learning history-based selection · 0.1
YearPublicationVenuePosition
2015 Automatic task mapping and heterogeneity-aware fault tolerance: The benefits for runtime optimization and application development
Mario Kicherer, Wolfgang Karl
J. Syst. Archit.1
2012 Seamlessly portable applications: Managing the diversity of modern heterogeneous systems
abstract
Nowadays, many possible configurations of heterogeneous systems exist, posing several new challenges to application development: different types of processing units usually require individual programming models with dedicated runtime systems and accompanying libraries. If these are absent on an end-user system, e.g. because the respective hardware is not present, an application linked against these will break. This handicaps portability of applications being developed on one system and executed on other, differently configured heterogeneous systems. Moreover, the individual profit of different processing units is normally not known in advance. In this work, we propose a technique to effectively decouple applications from their accelerator-specific parts, respectively code. These parts are only linked on demand and thereby an application can be made portable across systems with different accelerators. As there are usually multiple hardware-specific implementations for a certain task, e.g., a CPU and a GPU version, a method is required to determine which are usable at all and which one is most suitable for execution on the current system. With our approach, application and hardware programmers can express the requirements and the abilities of the application and the hardware-specific implementations in a simplified manner. During runtime, the requirements and abilities are compared with regard to the present hardware in order to determine the usable implementations of a task. If multiple implementations are usable, an online-learning history-based selector is employed to determine the most efficient one. We show that our approach chooses the fastest usable implementation dynamically on several systems while introducing only a negligible overhead itself. Applied to an MPI application, our mechanism enables exploitation of local accelerators on different heterogeneous hosts without preliminary knowledge or modification of the application.
Mario Kicherer, Fabian Nowak, Rainer Buchty, Wolfgang Karl
ACM Trans. Archit. Code Optim.1
2011 Cost-aware function migration in heterogeneous systems
abstract
Today's approaches towards heterogeneous computing rely on either the programmer or dedicated programming models to efficiently integrate heterogeneous components. In this work, we propose an adaptive cost-aware function-migration mechanism built on top of a light-weight hardware abstraction layer. With this mechanism, the highly dynamic task of choosing the most beneficial processing unit will be hidden from the programmer while causing only minor variation in the work and program flow. The migration mechanism transparently adapts to the current workload and system environment without the necessity of JIT compilation or binary translation.
Mario Kicherer, Rainer Buchty, Wolfgang Karl
HiPEAC1