Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jason Waddle

dblp:65/191 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 2005
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Security and privacy · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
1 paper
Hardware security and side channels · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware security and side channels › side-channel attack
power analysis
0.012004
Towards Efficient Second-Order Power Analysis · CHES 2004
Hardware security and side channels › side-channel attack › power analysis
second-order power analysis
0.012004
Towards Efficient Second-Order Power Analysis · CHES 2004
Hardware security and side channels
side-channel attack
0.012004
Towards Efficient Second-Order Power Analysis · CHES 2004
Hardware security and side channels
side-channel countermeasures
0.012004
Towards Efficient Second-Order Power Analysis · CHES 2004

Methods — techniques the papers use, named apart from their topics

second-order power analysis · 0.0
YearPublicationVenuePosition
2005 Fault Attacks on Dual-Rail Encoded Systems
abstract
Fault induction attacks are a serious concern for designers of secure embedded systems. An ideal solution would be a generic circuit transformation that would produce circuits that are robust against fault induction attacks. We develop a framework for analyzing the security of systems against single fault attacks and apply it to a recent proposed method (dual-rail encoding) for generically securing circuits against single fault attacks. Ultimately, we find that the method does not hold up under our threat models: n-bit cryptographic keys can be extracted from the device with roughly n trials. We conclude that secure designs should incorporate explicit countermeasures to either directly address or attempt to invalidate our threat models.
Jason Waddle, David A. Wagner 0001
ACSAC1
2004 Towards Efficient Second-Order Power Analysis
Jason Waddle, David A. Wagner 0001
CHES1