Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Stephen P. Hufnagel

dblp:65/4002 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 1989
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 44% Performance modeling and evaluation · 29% Processor architecture and microarchitecture · 27%
Software engineering, system software, and programming languages
1 paper
Operating systems · 100%

Topics — the 4 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture › arithmetic unit
arithmetic logic unit
0.011980
Conditional-Sum Early Completion Adder Logic · IEEE Trans. Computers 1980
Integrated circuit design › digital arithmetic circuits
parallel adder
0.011980
Conditional-Sum Early Completion Adder Logic · IEEE Trans. Computers 1980
Integrated circuit design › digital arithmetic circuits › parallel adder
conditional-sum adder
0.011980
Conditional-Sum Early Completion Adder Logic · IEEE Trans. Computers 1980
Integrated circuit design
digital circuit design
0.011980
Conditional-Sum Early Completion Adder Logic · IEEE Trans. Computers 1980

Methods — techniques the papers use, named apart from their topics

type managers · 0.0case study · 0.0
YearPublicationVenuePosition
1989 Performance Properties of Vertically Partitioned Object-Oriented Systems
abstract
A vertically partitioned structure for the design and implementation of object-oriented systems is proposed, and their performance is demonstrated. It is shown that the application-independent portion of the execution overheads in object-oriented systems can be less than the application-independent overheads in conventionally organized systems built on layered structures. Vertical partitioning implements objects through extended type managers. Two key design concepts result in performance improvement: object semantics can be used in the state management functions of an object type and atomicity is maintained at the type manager boundaries providing efficient recovery points. The performance evaluation is based on a case study of a simple but nontrivial distributed real-time system application.>
Stephen P. Hufnagel, James C. Browne
IEEE Trans. Software Eng.1
1980 Conditional-Sum Early Completion Adder Logic
abstract
A high-speed parallel adder of digitally represented numbers called the conditional-sum early completion adder (CSCA) will be described. The CSCA design is based on the computation of "conditional" sums, carries, and column completion detection logic.
Norman M. Martin, Stephen P. Hufnagel
IEEE Trans. Computers2