Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Prakash Narain

dblp:65/803 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 1994
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test
hardware verification
0.011990
Speed Up of Test Generation Using High-Level Primitives · DAC 1990
Electronic design automation › hardware verification and test
test generation
0.011990
Speed Up of Test Generation Using High-Level Primitives · DAC 1990
Electronic design automation
fault propagation
0.011990
Speed Up of Test Generation Using High-Level Primitives · DAC 1990

Methods — techniques the papers use, named apart from their topics

signal value justification · 0.0depth-first search · 0.0dependency-directed backtracking · 0.0
YearPublicationVenuePosition
1994 Incremental synthesis
Daniel Brand, Anthony D. Drumm, Sandip Kundu, Prakash Narain
ICCAD4
1990 Speed Up of Test Generation Using High-Level Primitives
abstract
We propose a general methodology to speed up the test generation process for circuits with high-level primitives. Our search procedure is a variation of depth first search that tries to fully exploit the capabilities of a computer to execute complex arithmetic and logical operations. We present techniques for signal value justification, and fault propagation, which are used by our algorithm. We have implemented a dependency-directed backtracking method to speed up our algorithm. This methodology has been applied to six circuits and the results are found to be very encouraging.
Ramachandra P. Kunda, Jacob A. Abraham, Bharat Deep Rathi, Prakash Narain
DAC4