Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jianping Zhu 0003

dblp:68/6322-3 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
2since 2021 · last 2022
0000-0001-5160-6991ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 2 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware accelerators and domain-specific architectures · 44% Electronic design automation · 44% Cloud and datacenter computing · 13%
Databases, data mining, and information retrieval
1 paper
Query processing and optimization · 100%

Topics — the 2 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware/software co-design
CPU-FPGA co-design
0.612022
Accelerating Queries of Big Data Systems by Storage-Side CPU-FPGA Co-Design · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2022
Hardware accelerators and domain-specific architectures › database accelerator
FPGA-based query processing
0.612022
Accelerating Queries of Big Data Systems by Storage-Side CPU-FPGA Co-Design · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2022

Methods — techniques the papers use, named apart from their topics

workload-aware task scheduling · 1.1parallel sequential filter · 1.1parallel pipeline filter · 1.1boolean predicate encoding · 1.1
YearPublicationVenuePosition
2022 NIC-QF: A design of FPGA based Network Interface Card with Query Filter for big data systems
Jinyu Zhan, Wei Jiang 0016, Ying Li 0130, Junting Wu, Jianping Zhu 0003, Jinghuan Yu
Future Gener. Comput. Syst.5
2022 Accelerating Queries of Big Data Systems by Storage-Side CPU-FPGA Co-Design
abstract
As a promising technology of big data systems, storage and computing separated architecture has attracted increasing attention of famous companies, such as Tencent, IBM, Facebook, and Microsoft. Under this new architecture, conventional query engines like Hive and Presto choose all the original data from storage nodes and send them to computing nodes to be filtered, causing high data transmission overhead and great I/O bandwidth fluctuation. To address this problem, we design a novel data processing framework to prefilter data on storage side, and then propose a CPU-FPGA (field-programmable gate array) co-design to accelerate the queries with the purpose of reducing the communication overheads and the workloads of computing nodes. To obtain the optimal efficiency of CPU-FPGA co-processing, a workload-aware task scheduler is designed to allocate query tasks to CPU or FPGA according to the estimation of the filtering data size and processing time of query tasks. A data projection scheme is designed to support data in RCFile format which is widely used in modern systems, such as Tencent and Facebook applications. To make full use of the high parallelism of FPGA, we formulate the SQL conditions of combined predicates into Boolean parameters, and design two filtering schemes on FPGA (i.e., parallel sequential filter for fix-length data type and parallel pipeline filter for variable-length data type). Experiments on the TPC-H benchmark and Tencent data set demonstrate the efficiency of our approach, which can save up to 72.28% and 80.16% of time overheads compared with Presto and Hive, respectively.
Jinyu Zhan, Wei Jiang 0016, Ying Li 0130, Junting Wu, Jianping Zhu 0003, Jinghuan Yu
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.5
2020 An FPGA based Network Interface Card with Query Filter for Storage Nodes of Big Data Systems
abstract
In this paper, we are interested in improving the data processing of storage and computing separated Big Data systems. We propose an Field Programmable Gate Array (FPGA) based Network Interface Card with Query Filter (NIC-QF) to accelerate the data query efficiency of storage nodes and reduce the workloads of computing nodes and the communication overheads between them. NIC-QF designed with PCIe core, query filter and NIC communication can filter the original data on storage nodes as an implicit coprocessor and directly send the filtered data to computing nodes of Big Data systems. Filter units in query filter can perform multiple SQL tasks in parallel, and each filter unit is internally pipelined, which can further speed up the data processing. Filter units can be designed to support general SQL queries on different data formats and we implement two schemes for TextFile and RCFile separately. Based on TPC-H benchmark and Tencent data set, we conduct extensive experiments to evaluate our design, which can achieve averagely up to 46.91% faster than the traditional approach.
Ying Li 0130, Jinyu Zhan, Wei Jiang 0016, Junting Wu, Jianping Zhu 0003
ASP-DAC5