Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Gerard G. L. Meyer

dblp:69/3030 · DBLP profile ↗
← Back
14ranked-venue papers
7as first author
0since 2021 · last 2009
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 9 · 6 first-authorArtificial intelligence and machine learning · 3 · 1 first-authorGraphics, computer vision, multimedia, augmented reality and games · 3 · 1 first-authorTheory of computation · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
4 papers
Electronic design automation · 76% Distributed systems · 20% Processor architecture and microarchitecture · 4%

Topics — the 6 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test › fault diagnosis
system-level diagnosis
0.031989
The PMC System Level Fault Model: Cardinality Properties of the Implied Faulty Sets · IEEE Trans. Computers 1989
A Fault Diagnosis Algorithm for Asymmetric Modular Architectures · IEEE Trans. Computers 1981
An Efficient Fault Diagnosis Algorithm for Symmetric Multiple Processor Architectures · IEEE Trans. Computers 1978
Electronic design automation › hardware verification and test
fault diagnosis
0.031984
A Diagnosis Algorithm for the BGM System Level Fault Model · IEEE Trans. Computers 1984
A Fault Diagnosis Algorithm for Asymmetric Modular Architectures · IEEE Trans. Computers 1981
An Efficient Fault Diagnosis Algorithm for Symmetric Multiple Processor Architectures · IEEE Trans. Computers 1978
Distributed systems
fault tolerance
0.031984
A Diagnosis Algorithm for the BGM System Level Fault Model · IEEE Trans. Computers 1984
A Fault Diagnosis Algorithm for Asymmetric Modular Architectures · IEEE Trans. Computers 1981
An Efficient Fault Diagnosis Algorithm for Symmetric Multiple Processor Architectures · IEEE Trans. Computers 1978
Electronic design automation › hardware verification and test › fault diagnosis › fault model-based diagnosis
PMC model
0.011989
The PMC System Level Fault Model: Cardinality Properties of the Implied Faulty Sets · IEEE Trans. Computers 1989
Electronic design automation › hardware verification and test › fault diagnosis
diagnosable systems
0.011984
A Diagnosis Algorithm for the BGM System Level Fault Model · IEEE Trans. Computers 1984
Processor architecture and microarchitecture › multiprocessor architecture
symmetric multiprocessor
0.011978
An Efficient Fault Diagnosis Algorithm for Symmetric Multiple Processor Architectures · IEEE Trans. Computers 1978

Methods — techniques the papers use, named apart from their topics

τ-diagnosability · 0.0fault diagnosis algorithm · 0.0BGM fault model · 0.0t-diagnosability · 0.0
YearPublicationVenuePosition
2009 Trimmed KL divergence between Gaussian mixtures for robust unsupervised acoustic anomaly detection
abstract
In previous work [1], we presented several implementations of acoustic anomaly detection by training a model on purely normal data and estimating the divergence between it and other input. Here, we reformulate the problem in an unsupervised framework and allow for anomalous contamination of the training data. We focus exclusively on methods employing Gaussian mixture models (GMMs) since they are often used in speech processing systems. After analyzing what caused the Kullback-Leibler (KL) divergence between GMMs to break down in the face of training contamination, we came up with a promising solution. By trimming one quarter of the most divergent Gaussians from the mixture model, we significantly outperformed the untrimmed approximation for contamination levels of 10% and above, reducing the equal error rate from 33.8 % to 6.4 % at 33 % contamination. The performance of the trimmed KL divergence showed no significant dependence on the investigated contamination levels. Index Terms: anomaly detection, speech activity detection, unsupervised learning, Kullback-Leibler divergence.
Nash M. Borges, Gerard G. L. Meyer
INTERSPEECH2
2004 Robustness aspects of active learning for acoustic modeling
Gerard G. L. Meyer, Teresa M. Kamm
INTERSPEECH1
2004 Geometric linear discriminant analysis for pattern recognition
Mark Ordowski, Gerard G. L. Meyer
Pattern Recognit.2
2002 QR factorization for shared memory and message passing
Ian N. Dunn, Gerard G. L. Meyer
Parallel Comput.2
2001 Geometric linear discriminant analysis
abstract
When it becomes necessary to reduce the complexity of a classifier, dimensionality reduction can be an effective way to address classifier complexity. Linear discriminant analysis (LDA) is one approach to dimensionality reduction that makes use of a linear transformation matrix. The widely used Fisher's LDA is "sub-optimal" when the sample class covariance matrices are unequal, meaning that another linear transformation exists that produces lower loss in discrimination power. We introduce a geometric approach to linear discriminant analysis (GLDA) that can reduce the number of dimensions from n to m for any number of classes. GLDA is able to compute a better linear transformation matrix than Fisher's LDA for unequal sample class covariance matrices and is equivalent to Fisher's LDA when those matrices are equal or proportional. The classification problems we present demonstrate and strongly suggest that geometric LDA can generate the, "optimal" classifier in a lower dimension.
Mark Ordowski, Gerard G. L. Meyer
ICASSP2
1997 Efficient Householder QR Factorization for Superscalar Processors
abstract
To extract the potential promised by superscalar processors, algorithm designers must streamline memory references and allow for efficient data reuse throughout the memory hierarchy. Two parameterized Householder QR factorization algorithms are presented that take into account the caches and registers typical of such processors. Guidelines are developed for choosing parameter values that obtain near-optimal cache and register utilization. The new algorithms are implemented and performance-tuned on an Intel Pentium Pro system, a single thin POWER2 node of the IBM Scalable Parallel system 2 (SP2), and a single R8000 processor of a Silicon Graphs POWER Challenge XL.
James J. Carrig Jr., Gerard G. L. Meyer
ACM Trans. Math. Softw.2
1996 A family of parallel QR factorization algorithms
abstract
Rapid computation of the QR factorization of a matrix is fundamental to many scientific and engineering problems. The paper presents a family of algorithms parameterized by the number of processors available P, arithmetic grain aggregation parameters g1, g2, …, gP, and communication grain aggregation parameter h, which computer the QR factorization of a matrix A ∈ Cm × n with minimal latency. The approach is particularly well suited for dedicated distributed memory architectures such as linear arrays of INMOS Transputers, Texas Instruments C40s or Analog Devices 21060s.
Gerard G. L. Meyer, Mike Pascale
Concurr. Pract. Exp.1
1995 A Computational Model for a Class of Synchronized Distributed Memory Machines
James J. Carrig Jr., Gerard G. L. Meyer
ICPP (1)2
1989 The PMC System Level Fault Model: Cardinality Properties of the Implied Faulty Sets
abstract
One aspect of the PMC system level fault model, the properties of the implied faulty sets, is considered. For tau -diagnosable systems that have at most tau faulty units, lower bounds on the cardinality of the maximal implied faulty sets are given. Then it is shown that these bounds are greatest lower bounds, and it is indicated how these results can be used in diagnosis algorithms.>
Mary Ann Kennedy, Gerard G. L. Meyer
IEEE Trans. Computers2
1987 Parallel Implementations of Gradient Based Iterative Algorithms for a Class of Discrete Optimal Control Problems
Gerard G. L. Meyer, Louis J. Podrazik
ICPP1
1987 A Parallel First-Order Linear Recurrence Solver
abstract
In this paper we present a parallel procedure for the solution of first-order linear recurrence systems of size N when the number of processors p is small in relation to N. We show that when 1 < p2 ⩽ N, a first-order linear recurrence system of size N can be solved in 5(N − 1)(p + 1) steps on a p processor SIMD machine and at most 5(N − 12)/(p + 32) steps on a p processor MIMD machine. As a special case, we further show that our approach precisely achieves the lower bound 2(N − 1)(p + 1) for solving the parallel prefix problem on a p processor machine.
Gerard G. L. Meyer, Louis J. Podrazik
J. Parallel Distributed Comput.1
1984 A Diagnosis Algorithm for the BGM System Level Fault Model
abstract
A τdiagnosable system is a system in which all faults may be identified from the test results, provided that the number of faults does not exceed τ. In this correspondence we present an algorithm that may be used for the diagnosis of the system level BGM fault model proposed by Barsi, Grandoni, and Maestrini, whenever the system is τ-diagnosable and the number of faults is at most τ.
Gerard G. L. Meyer
IEEE Trans. Computers1
1981 A Fault Diagnosis Algorithm for Asymmetric Modular Architectures
abstract
Pertains to the analysis of an algorithm for the automatic fault diagnosis of asymmetric modular networks.
Gerard G. L. Meyer
IEEE Trans. Computers1
1978 An Efficient Fault Diagnosis Algorithm for Symmetric Multiple Processor Architectures
abstract
A new diagnosis algorithm for determining the existing fault situation in a symmetric multiple processor architecture is given. The algorithm assumes that there are n processors, each of which is tested by at least t other processors, and at most t of which are faulty. The existing fault situation is always diagnosed if n ≥ 2t + 1 and, in some cases, can still be diagnosed if n < 2t + 1. The implementation of the algorithm is straightforward and suitable for microprocessor applications.
Gerard G. L. Meyer, Gerald M. Masson
IEEE Trans. Computers1